

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Ξ·ΧΕΙ

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	25MHz
Connectivity	IrDA, LINbus, SPI, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	38
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 17x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP Exposed Pad
Supplier Device Package	48-TQFP-EP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mm0256gpm048t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### TABLE 7-2: INTERRUPTS (CONTINUED)

		Vector		Interrupt R	elated Bits Location	on	Persistent
Interrupt Source	MPLAB® XC32 Vector Name	Number	Flag	Enable	Priority	Subpriority	Interrupt
RESERVED		26	IFS0<26>	IEC0<26>	IPC6<20:18>	IPC6<17:16>	No
RESERVED		27	IFS0<27>	IEC0<27>	IPC6<28:26>	IPC6<25:24>	No
RESERVED		28	IFS0<28>	IEC0<28>	IPC7<4:2>	IPC7<1:0>	No
USB	_USB_VECTOR	29	IFS0<29>	IEC0<29>	IPC7<12:10>	IPC7<9:8>	No
RESERVED		30	IFS0<30>	IEC0<30>	IPC7<20:18>	IPC7<17:16>	No
RESERVED		31	IFS0<31>	IEC0<31>	IPC7<28:26>	IPC7<25:24>	No
Real-Time Clock Alarm	_RTCC_VECTOR	32	IFS1<0>	IEC1<0>	IPC8<4:2>	IPC8<1:0>	No
ADC Conversion	_ADC_VECTOR	33	IFS1<1>	IEC1<1>	IPC8<12:10>	IPC8<9:8>	No
RESERVED		34	IFS1<2>	IEC1<2>	IPC8<20:18>	IPC8<17:16>	No
RESERVED		35	IFS1<3>	IEC1<3>	IPC8<28:26>	IPC8<25:24>	No
High/Low-Voltage Detect	_HLVD_VECTOR	36	IFS1<4>	IEC1<4>	IPC9<4:2>	IPC9<1:0>	Yes
Logic Cell 1	_CLC1_VECTOR	37	IFS1<5>	IEC1<5>	IPC9<12:10>	IPC9<9:8>	No
Logic Cell 2	_CLC2_VECTOR	38	IFS1<6>	IEC1<6>	IPC9<20:18>	IPC9<17:16>	No
Logic Cell 3	_CLC3_VECTOR	39	IFS1<7>	IEC1<7>	IPC9<28:26>	IPC9<25:24>	No
Logic Cell 4	_CLC4_VECTOR	40	IFS1<8>	IEC1<8>	IPC10<4:2>	IPC10<1:0>	No
SPI1 Error	_SPI1_ERR_VECTOR	41	IFS1<9>	IEC1<9>	IPC10<12:10>	IPC10<9:8>	Yes
SPI1 Transmission	_SPI1_TX_VECTOR	42	IFS1<10>	IEC1<10>	IPC10<20:18>	IPC10<17:16>	Yes
SPI1 Reception	_SPI1_RX_VECTOR	43	IFS1<11>	IEC1<11>	IPC10<28:26>	IPC10<25:24>	Yes
SPI2 Error	_SPI2_ERR_VECTOR	44	IFS1<12>	IEC1<12>	IPC11<4:2>	IPC11<1:0>	Yes
SPI2 Transmission	_SPI2_TX_VECTOR	45	IFS1<13>	IEC1<13>	IPC11<12:10>	IPC11<9:8>	Yes
SPI2 Reception	_SPI2_RX_VECTOR	46	IFS1<14>	IEC1<14>	IPC11<20:18>	IPC11<17:16>	Yes
SPI3 Error	_SPI3_ERR_VECTOR	47	IFS1<15>	IEC1<15>	IPC11<28:26>	IPC11<25:24>	Yes
SPI3 Transmission	_SPI3_TX_VECTOR	48	IFS1<16>	IEC1<16>	IPC12<4:2>	IPC12<1:0>	Yes
SPI3 Reception	_SPI3_RX_VECTOR	49	IFS1<17>	IEC1<17>	IPC12<12:10>	IPC12<9:8>	Yes
RESERVED		50	IFS1<18>	IEC1<18>	IPC12<20:18>	IPC12<17:16>	No
RESERVED		51	IFS1<19>	IEC1<19>	IPC12<28:26>	IPC12<25:24>	No
RESERVED		52	IFS1<20>	IEC1<20>	IPC13<4:2>	IPC13<1:0>	No
UART1 Reception	_UART1_RX_VECTOR	53	IFS1<21>	IEC1<21>	IPC13<12:10>	IPC13<9:8>	Yes
UART1 Transmission	_UART1_TX_VECTOR	54	IFS1<22>	IEC1<22>	IPC13<20:18>	IPC13<17:16>	Yes
UART1 Error	_UART1_ERR_VECTOR	55	IFS1<23>	IEC1<23>	IPC13<28:26>	IPC13<25:24>	Yes

## 10.1 CLR, SET and INV Registers

Every I/O module register has a corresponding CLR (Clear), SET (Set) and INV (Invert) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the effects of a write operation to a SET, CLR or INV register, the base register must be read.

# 10.2 Parallel I/O (PIO) Ports

All port pins have 14 registers directly associated with their operation as digital I/Os. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. The LATx register controls the pin level when it is configured as an output. Reads from the PORTx register read the port pins, while writes to the port pins write the latch, LATx.

# 10.3 Open-Drain Configuration

In addition to the PORTx, LATx and TRISx registers for data control, the port pins can also be individually configured for either digital or open-drain outputs. This is controlled by the Open-Drain Control x register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V), on any desired 5V tolerant pins, by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

### 10.4 Configuring Analog and Digital Port Pins

When the PORTx register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications. The ANSELx register controls the operation of the analog port pins. The port pins that are to function as analog inputs must have their corresponding ANSELx and TRISx bits set. In order to use port pins for I/O functionality with digital modules, such as timers, UARTs, etc., the corresponding ANSELx bit must be cleared. The ANSELx register has a default value of 0xFFFF. Therefore, all pins that share analog functions are analog (not digital) by default. If the TRISx bit is cleared (output) while the ANSELx bit is set, the digital output level (VOH or VOL) is used by an analog peripheral, such as the ADC or comparator module.

## 10.5 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

There is a three-instruction cycle delay in the port read synchronizer. When a port or port bit is read, the returned value is the value that was present on the port three system clocks prior.

# 10.6 GPIO Port Merging

Port merging creates a 32-bit wide port from two GPIO ports. When the PORT32 bit is set, the next I/O port is mapped to the upper 16 bits of the lower port.

Only the next higher letter port can be merged to a given port (i.e., PORTA can only be merged with PORTB).

Note:	All 32 pins may not be available. Refer to
	the pin diagrams for information regarding
	GPIO port pin availability.

# 10.7 Input Change Notification (ICN)

The Input Change Notification function of the I/O ports allows the PIC32MM devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on the input pins. This feature can detect input Change-of-States, even in Sleep mode, when the clocks are disabled. Every I/O port pin can be selected (enabled) for generating an interrupt request on a Change-of-State. Five control registers are associated with the Change Notification (CN) functionality of each I/O port. To enable the Change Notification feature for the port, the ON bit (CNCONx<15>) must be set.

The CNEN0x and CNEN1x registers contain the CN interrupt enable control bits for each of the input pins. The setting of these bits enables a CN interrupt for the corresponding pins. Also, these bits, in combination with the CNSTYLE bit (CNCONx<11>), define a type of transition when the interrupt is generated. Possible CN event options are listed in Table 10-1.

# TABLE 10-1:CHANGE NOTIFICATION<br/>EVENT OPTIONS

CNSTYLE Bit (CNCONx<11>)	CNEN1x Bit	CNEN0x Bit	Change Notification Event Description
0	Does not matter	0	Disabled
0	Does not matter	1	Detects a mismatch between the last read state and the current state of the pin
1	0	0	Disabled
1	0	1	Detects a positive transition only (from '0' to '1')
1	1	0	Detects a negative transition only (from '1' to '0')
1	1	1	Detects both positive and negative transitions

Output Function Number	Function	Output Name
0	None	Not Connected
1	C1OUT	Comparator 1 Output
2	C2OUT	Comparator 2 Output
3	C3OUT	Comparator 3 Output
4	U2TX	UART2 Transmit
5	U2RTS	UART2 Request-to-Send
6	U3TX	UART3 Transmit
7	U3RTS	UART3 Request-to-Send
8	SDO2	SPI2 Data Output
9	SCK2OUT	SPI2 Clock Output
10	SS2OUT	SPI2 Slave Select Output
11	OCM4	SCCP4 Output Compare Output
12	OCM5	SCCP5 Output Compare Output
13	OCM6	SCCP6 Output Compare Output
14	OCM7	SCCP7 Output Compare Output
15	OCM8	SCCP8 Output Compare Output
16	OCM9	SCCP9 Output Compare Output
17	CLC1OUT	CLC1 Output
18	CLC2OUT	CLC2 Output
19	CLC3OUT	CLC3 Output
20	CLC4OUT	CLC4 Output

### TABLE 10-4: OUTPUT PIN SELECTION

# 11.1 Timer1 Control Register

### TABLE 11-1: TIMER1 REGISTER MAP

ress )		e								Bi	ts								s
Virtual Addi (BF80_#	Registeı Name <sup>(1)</sup>	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
8000	TICON	31:16	_	_	—	—	—	_		-	—	—	—	—	_	—		_	0000
8000	TICON	15:0	ON	_	SIDL	TWDIS	TWIP	_	TECS	<1:0>	TGATE	_	TCKP	S<1:0>	_	TSYNC	TCS	_	0000
0010		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0010	TIVIRT	15:0								TMR1<	<15:0>								0000
0000		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6020	PRI	15:0								PR1<1	5:0> <sup>(2)</sup>								FFFF

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively.

**2:** PR1 values of '0' and '1' are reserved.

# PIC32MM0256GPM064 FAMILY

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	—	—	—	—	—	—
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON	—	SIDL	—	—	_	—	—
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
7:0	TGATE		TCKPS<2:0>		_	_	TCS	_

### REGISTER 12-2: T3CON: TIMER3 CONTROL REGISTER

### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Timer3 On bit
  - 1 = Timer3 is enabled
  - 0 = Timer3 is disabled

### bit 14 Unimplemented: Read as '0'

- bit 13 SIDL: Timer3 Stop in Idle Mode bit
  - 1 = Discontinues operation when device enters Idle mode
  - 0 = Continues operation even in Idle mode

### bit 12-8 Unimplemented: Read as '0'

bit 7 **TGATE:** Timer3 Gated Time Accumulation Enable bit When TCS = 1:

This bit is ignored.

### When TCS = 0:

1 = Gated time accumulation is enabled

0 = Gated time accumulation is disabled

### bit 6-4 TCKPS<2:0>: Timer3 Input Clock Prescale Select bits

- 111 = 1:256 prescale value
- 110 = 1:64 prescale value
- 101 = 1:32 prescale value
- 100 = 1:16 prescale value
- 011 = 1:8 prescale value
- 010 = 1:4 prescale value
- 001 = 1:2 prescale value
- 000 = 1:1 prescale value

### bit 3-2 Unimplemented: Read as '0'

- bit 1 TCS: Timer3 Clock Source Select bit
  - 1 = External clock is from the T3CK pin
    - 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'

### REGISTER 14-3: CCPxCON3: CAPTURE/COMPARE/PWMx CONTROL 3 REGISTER (CONTINUED)

- bit 19-18 PSSACE<1:0>: PWMx Output Pins, OCxA, OCxC and OCxE, Shutdown State Control bits 11 = Pins are driven active when a shutdown event occurs 10 = Pins are driven inactive when a shutdown event occurs 0x = Pins are in a high-impedance state when a shutdown event occurs PSSBDF<1:0>: PWMx Output Pins, OCxB, OCxD and OCxF, Shutdown State Control bits<sup>(1)</sup> bit 17-16 11 = Pins are driven active when a shutdown event occurs 10 = Pins are driven inactive when a shutdown event occurs 0x = Pins are in a high-impedance state when a shutdown event occurs bit 15-6 Unimplemented: Read as '0' DT<5:0>: PWM Dead-Time Select bits<sup>(1)</sup> bit 5-0 111111 = Insert 63 dead-time delay periods between complementary output signals 111110 = Insert 62 dead-time delay periods between complementary output signals . . . 000010 = Insert 2 dead-time delay periods between complementary output signals 000001 = Insert 1 dead-time delay period between complementary output signals
  - 000000 = Dead-time logic is disabled
- Note 1: These bits are implemented in MCCP modules only.

#### 15.1 **SPI Control Registers**

### TABLE 15-1: SPI1, SPI2 AND SPI3 REGISTER MAP

ess		6								Bits									
Virtual Addr (BF80_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0100	00140001	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FR	MCNT<2:0	>	MCLKSEL	_	_		_	-	SPIFE	ENHBUF	0000
8100	SPITCON	15:0	ON	—	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISEL	<1:0>	SRXIS	EL<1:0>	0000
0110		31:16	_	_	—		RXB	JFELM<4:0>			—	_	-		TXBI	JFELM<4	:0>		0000
0110	SPIISIAI	15:0	_	_	—	FRMERR	SPIBUSY	_	—	SPITUR	SRMT	SPIROV	SPIRBE	_	SPITBE	—	SPITBF	SPIRBF	0008
8120	SPI1BUF	31:16 15:0							D	ATA<31:0>									0000
0400		31:16	—	—	—	—	—	—	—	—	—	—	—		—	—	—	—	0000
8130	SPIIBRG	15:0	—	—	—						BRG	<12:0>							0000
04.40		31:16	_	—	_	_	_	_	—	—	_	_	_	_	_	_	_	_	0000
8140	SPITCONZ	15:0	SPISGNEXT	_	_	FRMERREN	SPIROVEN	SPITUREN	IGNROV	IGNTUR	AUDEN	_	_	_	AUDMONO	_	AUDM	OD<1:0>	0000
0000		31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FR	MCNT<2:0	>	MCLKSEL	—	—	_	—	_	SPIFE	ENHBUF	0000
8200	SPIZCON	15:0	ON	_	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISEL	<1:0>	SRXIS	EL<1:0>	0000
0010		31:16	_	—	—		RXB	JFELM<4:0>			—	_	—		TXB	JFELM<4	:0>		0000
0210	5P1251A1	15:0	—	_	—	FRMERR	SPIBUSY	_	—	SPITUR	SRMT	SPIROV	SPIRBE	_	SPITBE	—	SPITBF	SPIRBF	0008
8220	SPI2BUF	31:16 15:0							D,	ATA<31:0>									0000
0000	0010000	31:16	—	—	—	_	_	—	—	—	—	—	—		—	_	—	—	0000
8230	SPI2BRG	15:0	_	_	_						BRG	<12:0>							0000
00.40		31:16	_	—	_	_	—	_	—	—	—	_	—	_	—	_	_	_	0000
8240	SPI2CON2	15:0	SPISGNEXT	—	_	FRMERREN	SPIROVEN	SPITUREN	IGNROV	IGNTUR	AUDEN	_	—	_	AUDMONO	_	AUDM	OD<1:0>	0000
0000		31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FR	MCNT<2:0	>	MCLKSEL	_	_	_	_	_	SPIFE	ENHBUF	0000
8300	SPISCON	15:0	ON	_	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISEL	<1:0>	SRXIS	EL<1:0>	0000
0040		31:16	—	—	—		RXB	JFELM<4:0>			—	_	—		TXB	JFELM<4	:0>		0000
8310	SPI3STAT	15:0	_	—	_	FRMERR	SPIBUSY	_	—	SPITUR	SRMT	SPIROV	SPIRBE	_	SPITBE	_	SPITBF	SPIRBF	0008
0000		31:16								ATA 201.05									0000
8330	SPI3BUF	15:0							D	AIA<31:0>	•								0000
0000		31:16	_	_	_	_	_	_	—	—	_	_	_	_	_	_	_	_	0000
8320	SPIJBKG	15:0		_	_						BRG	<12:0>							0000
0240	SDISCONS	31:16	—	—	—	—	_	—	—	—	_	_	—	—	_	—	—	—	0000
0340	SPISCONZ	15:0	SPISGNEXT	—	—	FRMERREN	SPIROVEN	SPITUREN	IGNROV	IGNTUR	AUDEN		—	_	AUDMONO	_	AUDM	OD<1:0>	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table, except SPIxBUF, have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively.

# PIC32MM0256GPM064 FAMILY

### REGISTER 17-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

bit 11	<b>RTSMD:</b> Mode Selection for UxRTS Pin bit 1 = UxRTS pin is in Simplex mode 0 = UxRTS pin is in Flow Control mode
bit 10	Unimplemented: Read as '0'
bit 9-8	UEN<1:0>: UARTx Enable bits <sup>(1)</sup>
	<ul> <li>11 = UxTX, UxRX and UxBCLK pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register</li> <li>10 = UxTX, UxRX, UxCTS and UxRTS pins are enabled and used</li> <li>01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register</li> <li>00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/UxBCLK pins are controlled by corresponding bits in the PORTx register</li> </ul>
bit 7	WAKE: Enable Wake-up on Start bit Detect During Sleep Mode bit
	<ul><li>1 = Wake-up is enabled</li><li>0 = Wake-up is disabled</li></ul>
bit 6	LPBACK: UARTx Loopback Mode Select bit
	<ul><li>1 = Loopback mode is enabled</li><li>0 = Loopback mode is disabled</li></ul>
bit 5	ABAUD: Auto-Baud Enable bit
	<ul> <li>1 = Enables baud rate measurement on the next character – requires reception of a Sync character (0x55); cleared by hardware upon completion</li> <li>0 = Baud rate measurement is disabled or has completed</li> </ul>
bit 4	RXINV: Receive Polarity Inversion bit
	1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit
	<ul> <li>1 = High-Speed mode – 4x baud clock is enabled</li> <li>0 = Standard Speed mode – 16x baud clock is enabled</li> </ul>
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits
	<ul> <li>11 = 9-bit data, no parity</li> <li>10 = 8-bit data, odd parity</li> <li>01 = 8-bit data, even parity</li> <li>00 = 8-bit data, no parity</li> </ul>
bit 0	STSEL: Stop Selection bit
	1 = 2 Stop bits 0 = 1 Stop bit

Note 1: These bits are present for legacy compatibility and are superseded by PPS functionality on these devices (see Section 10.9 "Peripheral Pin Select (PPS)" for more information).

### REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

- bit 7-6 URXISEL<1:0>: UARTx Receive Interrupt Mode Selection bits 11 = Reserved 10 = Interrupt flag bit is asserted while receive buffer is 3/4 or more full 01 = Interrupt flag bit is asserted while receive buffer is 1/2 or more full 00 = Interrupt flag bit is asserted while receive buffer is not empty (i.e., has at least 1 data character) bit 5 **ADDEN:** Address Character Detect bit (bit 8 of received data = 1) 1 = Address Detect mode is enabled; if 9-bit mode is not selected, this control bit has no effect 0 = Address Detect mode is disabled bit 4 RIDLE: Receiver Idle bit (read-only) 1 = Receiver is Idle 0 = Data is being received bit 3 PERR: Parity Error Status bit (read-only) 1 = Parity error has been detected for the current character 0 = Parity error has not been detected bit 2 FERR: Framing Error Status bit (read-only) 1 = Framing error has been detected for the current character 0 = Framing error has not been detected bit 1 **OERR:** Receive Buffer Overrun Error Status bit This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OERR bit resets the receiver buffer and RSR to the empty state. 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed bit 0 **URXDA:** UARTx Receive Buffer Data Available bit (read-only)
  - - 1 = Receive buffer has data, at least one more character can be read
    - 0 = Receive buffer is empty

### TABLE 18-1: USB OTG REGISTER MAP

ess (		a									Bits							
Virtual Addr (BF88_#	Register Name <sup>(1)</sup>	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0
0440		31:16	—	_	_	—	—	_	_	_	_	_	_	_	_	-	—	_
8440	UIUIGIR-	15:0	—	—	—	_	_	_	_	—	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF		VBUSVDIF
9450		31:16	—	_	_	—	_	—	—	_	_	_	_	_	_	_	_	_
0430	UIUIGIE	15:0	—	—	—	—	—	—	—	—	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	—	VBUSVDIE
8460		31:16	—	—	—	_	—	—		—	—		—	—	—	—	—	—
0400	UIUIUSIAI	15:0	—	—	—	_	—			—	ID	_	LSTATE	—	SESVD	SESEND	—	VBUSVD
8470	LIIOTGCON	31:16	_	_	_		_			—	_		_	_	_	—	_	_
0470	01010001	15:0	—	-	—	—	—		_	—	DPPULUP	DMPULUP	DPPULDWN	DMPULDWN	VBUSON	OTGEN	VBUSCHG	VBUSDIS
8480	U1PWRC	31:16	—	—	—	—	—	—	—	—	—	_	_	—	—	—	—	—
0100		15:0	—	—	—	—	—	—	—	—	UACTPND <sup>(4)</sup>	—	-	USLPGRD	USBBUSY	—	USUSPEND	USBPWR
		31:16	—	—	—		—				—		—	-	—	—	—	—
8600	U1IR <sup>(2)</sup>	15:0	—	-	-	—	—	-	-	-	STALLIF	ATTACHIF	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF DETACHIF
		31:16	—	—	—	_	_	_	_	—	_	_	_	_		—		
8610	U1IE	15:0	_	_	_	-	_	_	-	_	STALLIE	ATTACHIE	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE DETACHIE
		31:16	_	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_
8620	U1EIR <sup>(2)</sup>	15:0	_	_	_	_	_	_	_	_	BTSEF	BMXEF	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF EOFEF	PIDEF
		31:16	—	_	_	_	—	_	_	_	_	_	_	_	—	_	—	_
8630	U1EIE	15:0	_	_	_	_	_	_	_	_	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE EOFEE	PIDEE
		31:16	—	_	_	_	—	—	_	_	_	_	_	_	_	_	_	_
8640	UISTAN	15:0	—	—	—	_	_	_	_	_		ENDP	Г<3:0> <sup>(4)</sup>		DIR	PPBI	_	_
		31:16	—	—	—	_	_	_	_	—	_	_	_	_		—		_
8650	U1CON	15:0	_	_	_	_	_	_	_	_	JSTATE <sup>(4)</sup>	SE0 <sup>(4)</sup>	PKTDIS TOKBUSY	USBRST	HOSTEN	RESUME	PPBRST	USBEN SOFEN
		31:16	_	_	_	_	_	_	_	_	_	_	_	-	_	_	—	—
8660	U1ADDR	15:0	_	_	_	_	—	_	_	_	LSPDEN			DI	EVADDR<6:0	)>		

All Resets

0000

0000

0000

0000

0000

0000 0000

0000 0000

0000 0000

0000

0000

0000

0000

0000 0000

0000

0000

0000 0000

0000

0000

0000

0000

0000

0000

0000 0000

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table (except as noted) have corresponding CLR, SET and INV registers at their virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 10.1 "CLR, SET and INV Registers" for more information.

2: This register does not have associated SET and INV registers.

3: This register does not have associated CLR, SET and INV registers.

4: Reset value for these bits is undefined.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
15:8		VCFG<2:0>		OFFCAL	BUFREGEN	CSCNA	—	—
7.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
7:0	BUFS			SMP	I<3:0>		BUFM	

### REGISTER 20-2: AD1CON2: ADC CONTROL REGISTER 2

# Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 31-16 Unimplemented: Read as '0'

### bit 15-13 VCFG<2:0>: Voltage Reference Configuration bits

		ADC VR+	ADC VR-	
	000	AVdd	AVss	
	001	AVdd	External VREF- Pin	
	010	External VREF+ Pin	AVss	
	011	External VREF+ Pin	External VREF- Pin	
	1xx	Unimplemente	d; do not use	
bit 12	OFFCAL: In	put Offset Calibration Mode S	Select bit	
	1 = Enables 0 = Disables	Offset Calibration mode: The Offset Calibration mode: The	e inputs of the SHA are con e inputs to the SHA are cor	nected to the negative reference trolled by AD1CHS or AD1CSS
bit 11	BUFREGEN	: ADC Buffer Register Enable	e bit	
	1 = Conversi 0 = ADC res	ion result is loaded into the b ult buffer is treated as a FIFC	uffer location determined b	y the converted channel
bit 10	CSCNA: Sca	an Input Selections for CH0+	SHA Input for Input Multipl	exer Setting bit
	1 = Scans in 0 = Does not	puts t scan inputs		
bit 9-8	Unimpleme	nted: Read as '0'		
bit 7	BUFS: Buffe	r Fill Status bit		
	Only valid wh 1 = ADC is c 0 = ADC is c	nen BUFM = 1 (ADC buffers urrently filling Buffers 11-21, urrently filling Buffers 0-10, u	split into 2 x 11-word buffer user should access data in user should access data in f	s). 0-10 11-21
bit 6	Unimpleme	nted: Read as '0'		
bit 5-2	SMPI<3:0>:	Sample/Convert Sequences	Per Interrupt Selection bits	
	1111 = Inter 1110 = Inter •	rupts at the completion of con rupts at the completion of con	nversion for each 16 <sup>th</sup> sam nversion for each 15 <sup>th</sup> sam	ole/convert sequence ole/convert sequence
L:1 4	• 0001 = Inter 0000 = Inter	rupts at the completion of co rupts at the completion of co	nversion for each 2 <sup>nd</sup> samp nversion for each sample/c	le/convert sequence onvert sequence
dit 1	1 = Buffer cc 0 = Buffer cc	Result Buffer Mode Select b onfigured as two 11-word buff onfigured as one 22-word buf	ทเ fers, ADC1BUF(010), AD fer, ADC1BUF(021)	C1BUF(1121)
bit 0	Unimpleme	nted: Read as '0'		

# PIC32MM0256GPM064 FAMILY



# 23.0 VOLTAGE REFERENCE (CVREF)

Note: This data sheet summarizes the features of the PIC32MM0256GPM064 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 20. "Comparator Voltage Reference" (DS61109) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32). The information in this data sheet supersedes the information in the FRM. The CVREF module is a 32-TAP DAC that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently from them.

The module's supply reference can be provided from either the device VDD/VSS or an external voltage reference pin. The CVREF output is available for the comparators and for pin output.

The voltage reference has the following features:

- 32 Output Levels are Available
- Internally Connected to Comparators to Conserve Device Pins
- · Output can be Connected to a Pin

A block diagram of the CVREF module is illustrated in Figure 23-1.



### FIGURE 23-1: VOLTAGE REFERENCE BLOCK DIAGRAM

# 24.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

The High/Low-Voltage Detect (HLVD) module is a programmable circuit that allows the user to specify both the device voltage trip point and the direction of change.

An interrupt flag is set if the device experiences an excursion past the trip point in the direction of change. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt.

The HLVD Control register (see Register 24-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.

### FIGURE 24-1: HIGH/LOW-VOLTAGE DETECT (HLVD) MODULE BLOCK DIAGRAM



Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
31:24	—	—	—	—	—	—	—	—
00.40	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
23:16	—	—	—	—	—	—	—	-
45.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P
15:8	FWDTEN	RCLKS	EL<1:0>			RWDTPS<4	:0>	
7.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P
7:0	WINDIS	FWDTWI	NSZ<1:0>			SWDTPS<4	:0>	

### REGISTER 26-4: FWDT/AFWDT: WATCHDOG TIMER CONFIGURATION REGISTER

Legend:	r = Reserved bit	P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 31-16 Reserved: Program as '1'

- bit 15 **FWDTEN:** Watchdog Timer Enable bit
  - 1 = WDT is enabled
  - 0 = WDT is disabled

### bit 14-13 RCLKSEL<1:0>: Run Mode Watchdog Timer Clock Source Selection bits

- 11 = Clock source is the LPRC oscillator (same as for Sleep mode)
- 10 = Clock source is the FRC oscillator
- Ol = Reserved
- 00 = Clock source is the system clock

### bit 12-8 RWDTPS<4:0>: Run Mode Watchdog Timer Postscale Select bits

### From 10100 to 11111 = 1:1048576.

10011	=	1:524288
10010	=	1:262144
10001	=	1:131072
10000	=	1:65536
01111	=	1:32768
01110	=	1:16384
01101	=	1:8192
01100	=	1:4096
01011	=	1:2048
01010	=	1:1024
01001	=	1:512
01000	=	1:256
00111	=	1:128
00110	=	1:64
00101	=	1:32
00100	=	1:16
00011	=	1:8
00010	=	1:4
		10

00001 = 1:2

00000 = 1:1

bit 7 WINDIS: Windowed Watchdog Timer Disable bit

- 1 = Windowed mode is disabled
- 0 = Windowed mode is enabled

# REGISTER 26-5: FOSCSEL/AFOSCSEL: OSCILLATOR SELECTION CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
31:24	_	—	—	—	—	—	—	—
00.40	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
23:16	_	_	—	—	—	—	—	—
45.0	R/P	R/P	r-1	R/P	r-1	R/P	R/P	R/P
15:8	FCKS	M<1:0>	—	SOSCSEL	—	OSCIOFNC	POSCM	OD<1:0>
7.0	R/P	R/P	r-1	R/P	r-1	R/P	R/P	R/P
7:0	IESO	SOSCEN	—	PLLSRC	—		FNOSC<2:0>	

Legend:	r = Reserved bit	P = Programmable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

- bit 31-16 **Reserved:** Program as '1'
- bit 15-14 FCKSM<1:0>: Clock Switching and Fail-Safe Clock Monitor Enable bits
  - 11 = Clock switching is enabled; Fail-Safe Clock Monitor is enabled
  - 10 = Clock switching is disabled; Fail-Safe Clock Monitor is enabled
  - 01 = Clock switching is enabled; Fail-Safe Clock Monitor is disabled
  - 00 = Clock switching is disabled; Fail-Safe Clock Monitor is disabled
- bit 13 Reserved: Program as '1'
- bit 12 SOSCSEL: Secondary Oscillator (SOSC) External Clock Enable bit
  - 1 = Crystal is used (RA4 and RB4 pins are controlled by the SOSC)
  - 0 = External clock connected to the SOSCO pin is used (RA4 and RB4 pins are controlled by I/O PORTx registers)
- bit 11 Reserved: Program as '1'
- bit 10 OSCIOFNC: System Clock on CLKO Pin Enable bit
  - 1 = CLKO/OSC2 pin operates as normal I/O
  - 0 = System clock is connected to the CLKO/OSC2 pin
- bit 9-8 POSCMOD<1:0>: Primary Oscillator (POSC) Mode Selection bits
  - 11 = Primary Oscillator is disabled
  - 10 = HS Oscillator mode is selected
  - 01 = XT Oscillator mode is selected
  - 00 = External Clock (EC) mode is selected
- bit 7 IESO: Two-Speed Start-up Enable bit
  - 1 = Two-Speed Start-up is enabled
    - 0 = Two-Speed Start-up is disabled
- bit 6 **SOSCEN:** Secondary Oscillator (SOSC) Enable bit
  - 1 = Secondary Oscillator enable
  - 0 = Secondary Oscillator disable
- bit 5 Reserved: Program as '1'
- bit 4 PLLSRC: System PLL Input Clock Selection bit
  - 1 = FRC oscillator is selected as the PLL reference input on a device Reset
  - 0 = Primary Oscillator (POSC) is selected as the PLL reference input on a device Reset
- bit 3 Reserved: Program as '1'

# 28.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers (MCU) and dsPIC<sup>®</sup> digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB<sup>®</sup> X IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB XC Compiler
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
  - MPLAB X SIM Software Simulator
- · Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICkit™ 3
- Device Programmers
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

### 28.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows<sup>®</sup>, Linux and Mac  $OS^{®}$  X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

## 40-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) – 5x5x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-156A Sheet 1 of 2

## 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.70 x 7.70 Exposed Pad [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-213B Sheet 1 of 2

	PORTD1	23
	RAM Configuration, Device ID and	
	System Lock 2	74
	Reserved Registers 2	79
	Resets	54
	RTCC	10
	SPI1, SPI2 and SPI31	60
	Timer11	28
	Timer2/31	33
	UART1, UART2 and UART31	76
	UDID	79
	USB OTG 1	84
	Voltage Reference	50
Dog	intera	30
Regi	AD1CHIT (ADC Compare Hit) 2	28
	AD1CHS (ADC Input Select) 2	20
	AD1CON1 (ADC Control 1)	20
	AD1CON2 (ADC Control 2)	23
	AD1CON3 (ADC Control 3)	24
	AD1CON5 (ADC Control 5)	25
	AD1CSS (ADC Input Scan Select)	27
	ANCFG (Band Gap Control) 2	78
	CCPxCON1 (Capture/Compare/PWMx	
	Control 1) 1	49
	CCPxCON2 (Capture/Compare/PWMx	
	Control 2) 1	52
	CCPxCON3 (Capture/Compare/PWMx	
	Control 3) 1	54
	CCPxSTAT (Capture/Compare/PWMx Status) 1	56
	CFGCON (Configuration Control)2	75
	CLCxCON (CLCx Control)	34
	CLCxGLS (CLCx Gate Logic Input Select)2	40
	CLCxSEL (CLCx Input MUX Select)	36
	CLKSTAT (Clock Status)	09
	CMSTAT (Comparator Status)	45
	CNICON (Comparator & Control)	40
	for PORTx) 1	26
	CONFIG (Configuration CP0 Register 16	20
	Select 0)	35
	CONFIG1 (Configuration 1, CP0 Register 16,	
	Select 1)	36
	CONFIG3 (Configuration 3, CP0 Register 16,	
	Select 3)	37
	CONFIG5 (Configuration 5, CP0 Register 16,	
	Select 5)	38
	DAC1CON (Voltage Reference Control)2	51
	DCHxCON (DMA Channel x Control)	88
	DCHxCPTR (DMA Channel x Cell Pointer)	95
	DCHXCSIZ (DMA Channel X Cell Size)	95
	DCHXDAT (DMA Channel X Pattern Data)	90
	Destination Pointer)	01
	DCHyDSA (DMA Channel y	34
	Destination Start Address)	92
	DCHxDSIZ (DMA Channel x Destination Size)	93
	DCHxECON (DMA Channel x Event Control)	89
	DCHxINT (DMA Channel x Interrupt Control)	90
	DCHxSPTR (DMA Channel x Source Pointer)	94
	DCHxSSA (DMA Channel x	
	Source Start Address)	92
	DCHxSSIZ (DMA Channel x Source Size)	93
	DCRCCON (DMA CRC Control)	85
	DCRCDATA (DMA CRC Data)	87
	DCRCXOR (DMA CRCXOR Enable)	87

DEVID (Device ID)	276
DMAADDR (DMA Address)	84
DMACON (DMA Controller Control)	83
DMASTAT (DMA Status)	84
FDEVOPT/AFDEVOPT (Device Ontione Configuration)	267
EICD/AEICD (ICD/Debug Configuration)	267
FOSCSEL /AFOSCSEL	200
(Oscillator Selection Configuration)	272
FPOR/AFPOR	212
(Power-up Settings Configuration)	269
FSEC/AFSEC (Code-Protect Configuration)	273
FWDT/AFWDT	
(Watchdog Timer Configuration)	270
HLVDCON (High/Low Voltage Detect Control)	255
I2CxCON (I2Cx Control)	171
I2CxSTAT (I2Cx Status)	173
IECx (Interrupt Enable Control x)	73
IFSx (Interrupt Flag Status x)	73
INTCON (Interrupt Control)	69
INISIAI (Interrupt Status)	72
IPCX (Interrupt Priority Control x)	74
IPTMR (Interrupt Proximity Timer)	72
NVMADDR (Flash Address)	49
NVMCON (Programming Control)	52
NVMCON (Flogramming Control)	47
NVMKEY (Programming Unlock)	30
NVMPWP (Program Elash Write-Protect)	
NVMSRCADDR (Source Data Address)	50
OSCCON (Oscillator Control)	103
OSCTUN (FRC Tunina)	110
PRISS (Priority Shadow Select)	70
PWRCON (Power Control)	58
PCON (Reset Control)	
	55
REFO1CON (Reference Oscillator Control)	55 106
REFO1CON (Reference Oscillator Control) REFO1TRIM (Reference Oscillator Trim)	55 106 108
REFO1CON (Reference Oscillator Control) REFO1TRIM (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI)	55 106 108
REFO1CON (Reference Oscillator Control) REFO1TRIM (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control)	55 106 108 57
REFO1CON (Reference Oscillator Control) REFO1TRIM (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset)	55 106 108 57 56
REFO1CON (Reference Oscillator Control) REFO1TRIM (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1)	55 106 108 57 56 211
REFO1CON (Reference Oscillator Control) REFO1TRIM (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2)	55 106 108 57 56 211 213
REFO1CON (Reference Oscillator Control) REFO1CON (Reference Oscillator Trim) REFO1TRIM (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2) RTCDATE/ALMDATE (RTCC/Alarm Date)	55 106 108 57 56 211 213 216
REFO1CON (Reference Oscillator Control) REFO1CON (Reference Oscillator Trim) REFO1TRIM (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2) RTCCATE/ALMDATE (RTCC/Alarm Date) RTCSTAT (RTCC Status Register) RTCSTAT (RTCC Status Register)	55 106 108 57 56 211 213 216 214
REFO1CON (Reference Oscillator Control) REFO1CON (Reference Oscillator Trim) REFO1TRIM (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2) RTCCON2 (RTCC Control 2) RTCCATE/ALMDATE (RTCC/Alarm Date) RTCSTAT (RTCC Status Register) RTCTIME/ALMTIME (RTCC/Alarm Time) RTCTIME/ALMTIME (RTCC/Alarm Time)	55 106 108 57 56 211 213 216 214 215
REFO1CON (Reference Oscillator Control) REFO1CON (Reference Oscillator Trim) REFO1TRIM (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2) RTCCATE/ALMDATE (RTCC/Alarm Date) RTCTIME/ALMTIME (RTCC/Alarm Time) SPIxCON2 (SPIx Control) SPIxCON2 (SPIx Control)	55 106 108 57 56 211 213 216 214 215 161
REFO1CON (Reference Oscillator Control) REFO1CON (Reference Oscillator Trim) REFO1TRIM (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2) RTCCATE/ALMDATE (RTCC/Alarm Date) RTCTIME/ALMTIME (RTCC/Alarm Time) SPIxCON (SPIx Control) 2) SPIxCON2 (SPIx Control 2)	55 106 108 57 56 211 213 216 214 215 161 164
REFO1CON (Reference Oscillator Control) REFO1CON (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2) RTCCATE/ALMDATE (RTCC/Alarm Date) RTCSTAT (RTCC Status Register) RTCTIME/ALMTIME (RTCC/Alarm Time) SPIXCON (SPIx Control) 2) SPIXCON2 (SPIx Control 2) SPIXCON2 (SPIx Control 2) SPIXCON2 (SPIx Status) SPIX CON4 (System PL 4 Control)	55 106 108 57 56 211 213 216 214 215 161 164 165
REFO1CON (Reference Oscillator Control) REFO1CON (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2) RTCCATE/ALMDATE (RTCC/Alarm Date) RTCSTAT (ALMDATE (RTCC/Alarm Time) SPIXCON (SPIx Control) 2) SPIXCON2 (SPIx Control 2) SPIXCON2 (SPIx Control 2) SPIXCON2 (SPIx Control 2) SPLLCON (System PLL Control) SYSKEY (System LINIOK)	55 106 108 57 56 211 213 216 214 215 161 164 165 105 276
REFO1CON (Reference Oscillator Control) REFO1CON (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2) RTCCATE/ALMDATE (RTCC/Alarm Date) RTCTIME/ALMTIME (RTCC/Alarm Time) SPIxCON (SPIx Control) SPIxCON2 (SPIx Control 2) SPIxCON2 (SPIx Control 2) SPIxCON2 (SPIx Control 2) SPIXCON2 (SPIx Control 2) SPILCON (System PLL Control) SYSKEY (System Unlock) T1CON (Timer1 (Type A) Control)	55 106 108 57 211 213 216 214 215 161 164 165 105 276 129
REFO1CON (Reference Oscillator Control) REFO1CON (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2) RTCCATE/ALMDATE (RTCC/Alarm Date) RTCTIME/ALMTIME (RTCC/Alarm Time) SPIxCON2 (SPIx Control) SPIxCON2 (SPIx Control 2) SPIxCON2 (System PLL Control) SYSKEY (System Unlock) T1CON (Timer1 (Type A) Control) T2CON (Control)	55 106 108 57 211 213 216 214 215 161 164 165 105 276 129 134
REFO1CON (Reference Oscillator Control) REFO1CON (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2) RTCCATE/ALMDATE (RTCC/Alarm Date) RTCTIME/ALMTIME (RTCC/Alarm Time) SPIxCON (SPIx Control) SPIxCON (SPIx Control 2) SPIxCON2 (System PLL Control) SYSKEY (System Unlock) T1CON (Timer1 (Type A) Control) T2CON (Timer2 Control)	55 106 108 57 56 211 213 216 214 215 161 164 165 105 276 129 134 136
REFO1CON (Reference Oscillator Control) REFO1CON (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2) RTCCATE/ALMDATE (RTCC/Alarm Date) RTCTIME/ALMTIME (RTCC/Alarm Time) SPIxCON (SPIx Control) SPIxCON (SPIx Control 2) SPIxCON (SPIx Control 2) SPIXCON (SPIx Control 2) SPIXCON (SPIx Status) SPLLCON (System PLL Control) SYSKEY (System Unlock) T1CON (Timer1 (Type A) Control) T3CON (Timer3 Control)	55 106 108 57 56 211 213 216 214 215 161 164 165 105 276 129 134 136 201
REFO1CON (Reference Oscillator Control) REFO1CON (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON1 (RTCC Control 2) RTCDATE/ALMDATE (RTCC/Alarm Date) RTCTIME/ALMDATE (RTCC/Alarm Time) SPIXCON (SPIx Control) SPIXCON (SPIx Control) SPIXCON (SPIx Control 2) SPIXSTAT (SPIx Status) SPLLCON (System PLL Control) SYSKEY (System Unlock) T1CON (Timer1 (Type A) Control) T2CON (Timer2 Control) T3CON (Imer3 Control) U1ADDR (USB Address) U1BDTP1 (USB BDT Page 1)	55 106 108 57 56 211 213 216 214 215 161 164 165 105 276 129 134 136 201 204
REFO1CON (Reference Oscillator Control) REFO1CON (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON1 (RTCC Control 2) RTCDATE/ALMDATE (RTCC/Alarm Date) RTCTIME/ALMTIME (RTCC/Alarm Time) SPIxCON (SPIx Control) SPIxCON (SPIx Control) SPIxCON (SPIx Control 2) SPIxSTAT (SPIx Status) SPLLCON (System PLL Control) SYSKEY (System Unlock) T1CON (Timer1 (Type A) Control) T2CON (Timer3 Control) T3CON (Timer3 Control) U1ADDR (USB Address) U1BDTP1 (USB BDT Page 1) U1BDTP2 (USB BDT Page 2)	55 106 108 57 56 211 213 216 214 215 161 164 165 105 276 129 134 136 201 204 204
REFO1CON (Reference Oscillator Control) REFO1TRIM (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2) RTCDATE/ALMDATE (RTCC/Alarm Date) RTCTIME/ALMTIME (RTCC/Alarm Time) SPIxCON (SPIx Control) SPIxCON2 (SPIx Control) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status) SPLLCON (System PLL Control) SYSKEY (System Unlock) T1CON (Timer1 (Type A) Control) T2CON (Timer2 Control) T3CON (Timer3 Control) U1ADDR (USB Address) U1BDTP1 (USB BDT Page 1) U1BDTP2 (USB BDT Page 3)	55 106 108 57 56 211 213 216 214 215 161 164 165 105 276 129 134 136 201 204 204 204
REFO1CON (Reference Oscillator Control) REFO1TRIM (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2). RTCDATE/ALMDATE (RTCC/Alarm Date) RTCSTAT (RTCC Status Register) RTCTIME/ALMTIME (RTCC/Alarm Time) SPIxCON (SPIx Control) SPIxCON2 (SPIx Control 2). SPIxSTAT (SPIx Status) SPLLCON (System PLL Control) SYSKEY (System Unlock) T1CON (Timer1 (Type A) Control) T2CON (Timer2 Control) T3CON (Timer3 Control) U1ADDR (USB Address) U1BDTP1 (USB BDT Page 1) U1BDTP2 (USB BDT Page 3) U1CNFG1 (USB Configuration 1)	55 106 108 57 211 213 216 214 215 161 164 165 129 134 136 201 204 204 204 205 206
REFO1CON (Reference Oscillator Control) REFO1TRIM (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2) RTCDATE/ALMDATE (RTCC/Alarm Date) RTCSTAT (RTCC Status Register) RTCTIME/ALMTIME (RTCC/Alarm Time) SPIxCON (SPIx Control) SPIxCON2 (SPIx Control 2) SPIxCON2 (SPIx Control 2) SPIxCON2 (SPIx Control 2) SPLLCON (System PLL Control) SYSKEY (System Unlock) T1CON (Timer1 (Type A) Control) T2CON (Timer2 Control) T3CON (Timer3 Control) U1ADDR (USB Address) U1BDTP1 (USB BDT Page 1) U1BDTP2 (USB BDT Page 3) U1CNFG1 (USB Configuration 1) U1CON (USB Control)	55 106 108 57 211 213 216 214 215 161 164 165 129 134 136 201 204 204 204 205 206 199
REFO1CON (Reference Oscillator Control) REFO1TRIM (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2) RTCDATE/ALMDATE (RTCC/Alarm Date) RTCSTAT (RTCC Status Register) RTCTIME/ALMTIME (RTCC/Alarm Time) SPIxCON (SPIx Control) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status) SPLLCON (System PLL Control) SYSKEY (System Unlock) T1CON (Timer1 (Type A) Control) T2CON (Timer2 Control) U1ADDR (USB Address) U1BDTP1 (USB BDT Page 1) U1BDTP2 (USB BDT Page 3) U1CON (USB Control) U1CON (USB Control) U1CON (USB Control) U1CON (USB Control) U1CON (USB Control) U1CON (USB Control) U1CON (USB Control) U1ELE (USB Error Interrupt Enable)	55 106 108 57 211 213 216 214 215 161 164 165 129 134 136 201 204 204 205 206 199 197
REFO1CON (Reference Oscillator Control) REFO1CON (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2) RTCDATE/ALMDATE (RTCC/Alarm Date) RTCSTAT (RTCC Status Register) RTCTIME/ALMTIME (RTCC/Alarm Time) SPIxCON (SPIx Control) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status) SPLLCON (System PLL Control) SYSKEY (System Unlock) T1CON (Timer1 (Type A) Control) T2CON (Timer2 Control) T3CON (Timer3 Control) U1ADDR (USB Address) U1BDTP1 (USB BDT Page 1) U1BDTP2 (USB BDT Page 3) U1CNFG1 (USB Configuration 1) U1CON (USB Control) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status)	55 106 108 57 211 213 216 214 215 161 164 165 129 134 136 201 204 204 205 206 199 197
REFO1CON (Reference Oscillator Control) REFO1TRIM (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2) RTCDATE/ALMDATE (RTCC/Alarm Date) RTCSTAT (RTCC Status Register) RTCTIME/ALMTIME (RTCC/Alarm Time) SPIxCON (SPIx Control) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status) SPLLCON (System PLL Control) SYSKEY (System Unlock) T1CON (Timer1 (Type A) Control) T2CON (Timer2 Control) T3CON (Timer3 Control) U1ADDR (USB Address) U1BDTP1 (USB BDT Page 1) U1BDTP2 (USB BDT Page 3) U1CNFG1 (USB Configuration 1) U1CON (USB Control) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EP0-U1EP15 (USB Endpoint Control)	55 106 108 57 211 213 216 214 215 161 164 165 129 134 136 201 204 204 205 206 199 197 195 207
REFO1CON (Reference Oscillator Control) REFO1TRIM (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2) RTCDATE/ALMDATE (RTCC/Alarm Date) RTCSTAT (RTCC Status Register) RTCTIME/ALMTIME (RTCC/Alarm Time) SPIxCON (SPIx Control) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status) SPLLCON (System PLL Control) SYSKEY (System Unlock) T1CON (Timer1 (Type A) Control) T2CON (Timer2 Control) T3CON (Timer3 Control) U1ADDR (USB Address) U1BDTP1 (USB BDT Page 1) U1BDTP2 (USB BDT Page 3) U1CNFG1 (USB Configuration 1) U1CN (USB Control) U1EIE (USB Error Interrupt Enable) U1EIR (USB Frame Number High)	55 106 108 57 211 213 216 214 215 161 164 165 129 134 136 201 204 204 204 205 206 199 197 195 207 202
REFO1CON (Reference Oscillator Control) REFO1TRIM (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2) RTCDATE/ALMDATE (RTCC/Alarm Date) RTCSTAT (RTCC Status Register) RTCTIME/ALMTIME (RTCC/Alarm Time) SPIxCON (SPIx Control) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status) SPLLCON (System PLL Control) SYSKEY (System Unlock) T1CON (Timer1 (Type A) Control) T2CON (Timer2 Control) T3CON (Timer3 Control) U1ADDR (USB Address) U1BDTP1 (USB BDT Page 1) U1BDTP3 (USB BDT Page 3) U1CNFG1 (USB Configuration 1) U1CON (USB Control) U1EIE (USB Error Interrupt Enable) U1EIR (USB Frame Number High) U1FRMH (USB Frame Number High) U1ERML (USB Frame Number Low)	55 106 108 57 211 213 216 214 215 161 164 165 276 129 134 136 201 204 204 205 206 199 197 195 207 202 202
REFO1CON (Reference Oscillator Control) REFO1TRIM (Reference Oscillator Trim) RNMICON (Non-Maskable Interrupt (NMI) Control) RSWRST (Software Reset) RTCCON1 (RTCC Control 1) RTCCON2 (RTCC Control 2) RTCDATE/ALMDATE (RTCC/Alarm Date) RTCSTAT (RTCC Status Register) RTCTIME/ALMTIME (RTCC/Alarm Time) SPIxCON (SPIx Control) SPIxCON (SPIx Control 2) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status) SPLLCON (System PLL Control) SYSKEY (System Unlock) T1CON (Timer1 (Type A) Control) T2CON (Timer2 Control) T3CON (Timer3 Control) U1ADDR (USB Address) U1BDTP1 (USB BDT Page 1) U1BDTP2 (USB BDT Page 3) U1CNFG1 (USB Configuration 1) U1CON (USB Control) U1CON (USB Control) U1EP0-U1EP15 (USB Endpoint Control) U1FRMH (USB Frame Number High) U1FRML (USB Interrupt Enable) U1ED (USB Interrupt Enable) U1ED Interrupt Enable) U1EP0-U1EP15 (USB Endpoint Control) U1FRMH (USB Frame Number Low) U1EP0-U1EP15 (USB Endpoint Control) U1EP0-U1EP15 (USB Endpoint Control) U1EP0-U1EP15 (USB Endpoint Control) U1FRMH (USB Frame Number Low) U1EP0-U1EP15 (USB Endpoint Control) U1EP0-U1EP15 (USB Endpoi	55 106 108 57 211 213 216 214 215 161 164 165 276 129 134 136 201 204 204 205 206 199 197 195 207 202 202 202