

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	25MHz
Connectivity	IrDA, LINbus, SPI, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	52
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 20x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mm0256gpm064-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0						
31:24				DCRCDAT	A<31:24>	_	Bit         Bit           25/17/9/1         R/W-0           R/W-0         R/W-0           R/W-0         R/W-0	_
22.16	R/W-0	R/W-0						
23.10				DCRCDAT	4<23:16>		Bit 25/17/9/1 R/W-0 R/W-0 R/W-0	
15.0	R/W-0	R/W-0						
15:8				DCRCDAT	A<15:8>			
7.0	R/W-0	R/W-0						
23:16 15:8 7:0				DCRCDA	TA<7:0>			

#### **REGISTER 8-5:** DCRCDATA: DMA CRC DATA REGISTER

# l egend.

Logena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-0 DCRCDATA<31:0>: CRC Data Register bits

Writing to this register will seed the CRC generator. Reading from this register will return the current value of the CRC. Bits greater than PLEN will return '0' on any read.

When CRCTYP (DCRCCON<5>) = 1 (CRC module is in IP Header mode):

Only the lower 16 bits contain IP header checksum information. The upper 16 bits are always '0'. Data written to this register is converted and read back in '1's complement form (current IP header checksum value). When CRCTYP (DCRCCON<5>) = 0 (CRC module is in LFSR mode):

Bits greater than PLEN will return '0' on any read.

#### **REGISTER 8-6:** DCRCXOR: DMA CRCXOR ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
01.04	R/W-0	R/W-0						
31:24				DCRCXOF	?<31:24>		Bit 25/17/9/1 R/W-0 R/W-0 R/W-0	
00.40	R/W-0	R/W-0						
23:10				DCRCXOF	?<23:16>		Bit 25/17/9/1 R/W-0 R/W-0 R/W-0	
15.0	R/W-0	R/W-0						
10.0				DCRCXO	R<15:8>		Bit 25/17/9/1 R/W-0 R/W-0 R/W-0	
7.0	R/W-0	R/W-0						
7:0				DCRCXO	R<7:0>			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-0 DCRCXOR<31:0>: CRC XOR Register bits

When CRCTYP (DCRCCON<5>) = 1 (CRC module is in IP Header mode):

This register is unused.

When CRCTYP (DCRCCON<5>) = 0 (CRC module is in LFSR mode):

1 = Enables the XOR input to the Shift register

0 = Disables the XOR input to the Shift register; data is shifted in directly from the previous stage in the register

# REGISTER 8-9: DCHxINT: DMA CHANNEL x INTERRUPT CONTROL REGISTER (CONTINUED)

- bit 5 CHDDIF: Channel Destination Done Interrupt Flag bit 1 = Channel Destination Pointer has reached end of destination (CHDPTRx = CHDSIZx) 0 = No interrupt is pending bit 4 CHDHIF: Channel Destination Half Full Interrupt Flag bit 1 = Channel Destination Pointer has reached midpoint of destination (CHDPTRx = CHDSIZx/2) 0 = No interrupt is pending bit 3 CHBCIF: Channel Block Transfer Complete Interrupt Flag bit 1 = A block transfer has been completed (the larger of CHSSIZx/CHDSIZx bytes has been transferred) or a pattern match event occurs 0 = No interrupt is pending CHCCIF: Channel Cell Transfer Complete Interrupt Flag bit bit 2 1 = A cell transfer has been completed (CHCSIZx bytes have been transferred) 0 = No interrupt is pending bit 1 CHTAIF: Channel Transfer Abort Interrupt Flag bit
  - 1 = An interrupt matching CHAIRQx has been detected and the DMA transfer has been aborted 0 = No interrupt is pending
- bit 0 CHERIF: Channel Address Error Interrupt Flag bit
  - 1 = A channel address error has been detected (either the source or the destination address is invalid)
  - 0 = No interrupt is pending

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCTUN<11>) and CF (OSCCON<3>) bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC<2:0> bits values are transferred to the COSC<2:0> bits.
- 6. The old clock source is turned off if it is not being used by a peripheral, or enabled by device configuration or a control register.
  - Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
    - 2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transitional clock source between the two PLL modes.

A recommended code sequence for a clock switch includes the following:

- 1. Disable interrupts during the OSCCON register unlock and write sequence.
- Execute the unlock sequence for OSCCON by writing 0xAA996655 and 0x556699AA to the SYSKEY register.
- 3. Write the new oscillator source to the NOSC<2:0> bits.
- 4. Set the OSWEN bit.
- 5. Relock the OSCCON register.
- 6. Continue to execute code that is not clock-sensitive (optional).

The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 9-1.

## EXAMPLE 9-1: BASIC CODE SEQUENCE FOR CLOCK SWITCHING

SYSKEY = 0x00000000; SYSKEY = 0xAA996655; SYSKEY = 0x556699AA;	// force lock // unlock
OSCCONbits.NOSC = 3;	// select the new clock source
OSCCONSET = 1;	// set the OSWEN bit
SYSKEY = 0x0000000;	// force lock
while (OSCCONbits.OSWEN);	// optional wait for
BSET OSCCON, #0	Switch Operation

# REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 7	CLKLOCK: Clock Selection Lock Enable bit 1 = Clock and PLL selections are locked 0 = Clock and PLL selections are not locked and may be modified
bit 6-5	Unimplemented: Read as '0'
bit 4	SLPEN: Sleep Mode Enable bit
	<ul> <li>1 = Device will enter Sleep mode when a WAIT instruction is executed</li> <li>0 = Device will enter Idle mode when a WAIT instruction is executed</li> </ul>
bit 3	CF: Clock Fail Detect bit
	<ul><li>1 = FSCM has detected a clock failure</li><li>0 = No clock failure has been detected</li></ul>
bit 2	Unimplemented: Read as '0'
bit 1	SOSCEN: Secondary Oscillator (SOSC) Enable bit
	<ul><li>1 = Enables the Secondary Oscillator</li><li>0 = Disables the Secondary Oscillator</li></ul>
bit 0	<b>OSWEN:</b> Oscillator Switch Enable bit <sup>(1)</sup>
	<ul> <li>1 = Initiates an oscillator switch to a selection specified by the NOSC&lt;2:0&gt; bits</li> <li>0 = Oscillator switch is complete</li> </ul>

**Note 1:** The Reset value for this bit depends on the setting of the IESO (FOSCSEL<7>) bit. When IESO = 1, the Reset value is '1'. When IESO = 0, the Reset value is '0'.

Note: Writes to this register require an unlock sequence. Refer to Section 26.4 "System Registers Write Protection" for details.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	—	_	_	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	_	_	—	—	—	—	—
15:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	r-1
10.0	—	—	_	—	—	—	—	—
7.0	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC	r-0	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC
7:0	SPLLRDY	USBRDY	LPRCRDY	SOSCRDY	_	POSCRDY	SPDIVRDY	FRCRDY

## REGISTER 9-5: CLKSTAT: CLOCK STATUS REGISTER

Legend:	HS = Hardware Settable bit	HC = Hardware Clearab	le bit
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	r = Reserved bit

- bit 31-9 Unimplemented: Read as '0'
- bit 8 **Reserved:** Read as '1'
- bit 7 SPLLRDY: PLL Lock bit
  - 1 = PLL is locked and ready
    - 0 = PLL is not locked
- bit 6 USBRDY: USB Oscillator Ready bit 1 = USB oscillator is running
  - 0 = USB oscillator is not running
- bit 5 LPRCRDY: LPRC Oscillator Ready bit
  - 1 = LPRC oscillator is enabled
  - 0 = LPRC oscillator is not enabled
- bit 4 **SOSCRDY:** Secondary Oscillator (SOSC) Ready bit 1 = SOSC is enabled and the Oscillator Start-up Timer (OST) has expired
  - 0 = SOSC is not enabled or the Oscillator Start-up Timer has not expired
- bit 3 Reserved: Read as '0'
- bit 2 **POSCRDY:** Primary Oscillator (POSC) Ready bit
  - 1 = POSC is enabled and the Oscillator Start-up Timer has expired
  - 0 = POSC is not enabled or the Oscillator Start-up Timer has not expired
- bit 1 **SPDIVRDY:** System PLL (with postscaler, SPLLDIV) Clock Ready Status bit 1 = SPLLDIV is enabled and the PLL start-up timer has expired
  - 0 = SPLLDIV is not enabled or the PLL start-up timer has not expired
- bit 0 FRCRDY: Fast RC (FRC) Oscillator Ready bit
  - 1 = FRC oscillator is enabled
  - 0 = FRC oscillator is not enabled

# REGISTER 9-6: OSCTUN: FRC TUNING REGISTER (CONTINUED)

**Note 1:** OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step-size is an approximation and is neither characterized, nor tested.

Note:	Writes to this register require an unlock sequence. Refer to Section 26.4 "System Registers Write
	Protection" for details.

# 10.10 I/O Ports Control Registers

# TABLE 10-5: PORTA REGISTER MAP

ess		0									Bits								
Virtual Addr (BF80_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000		31:16	—	_	—	_	—					_		_	_	_			0000
2000	ANSELA	15:0	—	_	A	NSA<13:1	1> <sup>(2)</sup>	_		—	_	ANSA6(2)		_		ANSA	<3:0>		000F
2000	TDICA	31:16	_	_	—	_	_	_	_	—	_	_		_	_	_			0000
2800	TRISA	15:0								TRIS	SA<15:0> <sup>(3)</sup>	)							021F
2000		31:16	_	_	_	_	_	_		—	_	_		_	_	_			0000
2BD0	PURIA	15:0								RA	<15:0> <sup>(3)</sup>								xxxx
2050		31:16	_	_	—	_	_	_	_	—	_	_		_	_	_			0000
ZDEU L	LAIA	15:0								LAT	A<15:0> <sup>(3)</sup>								0000
0050	0004	31:16	_	_	—	_	_	_	—	_	_	_	_	_	_	_	_	_	0000
ZBFU	UDCA	15:0								ODC	A<15:0> <sup>(3)</sup>	)							0000
2000		31:16	_	_	_	_	_	_		—	_	_		_	_	_			0000
2000	CNPUA	15:0								CNPL	JA<15:0> <sup>(3</sup>	3)							0000
2010		31:16	_	_	_	_	_	_		—	_	_		_	_	_			0000
2010	CNFDA	15:0								CNPE	)<<15:0>	4)							0000
2020		31:16	—		—	—	—	_	—	_			-	_	—	_	_	_	0000
2020	CINCOINA	15:0	ON		—	—	CNSTYLE	PORT32	—	_			-	_	—	_	_	_	0000
2030		31:16	_	_	—	—	_	—	—	—	_	_	_	—	—	—	—	—	0000
2030	CINEINDA	15:0		-						CNIE	0A<15:0> <sup>(;</sup>	3)		-	-	-			0000
2040	CNISTATA	31:16	_	_	—	—	_	—	—	—	_	_	_	—	—	—	—	—	0000
2040	CNSTAIA	15:0								CNST	ATA<15:0>	(3)							0000
2050		31:16	—		—	—	—	_	—	_			-	_	—	_	_	_	0000
2000	GNENIA	15:0								CNIE	1A<15:0> <sup>(;</sup>	3)							0000
2060		31:16	_	_	_	_		_	_	_		_	_	_	_	_	_	_	0000
2000	UNFA	15:0								CNF	A<15:0> <sup>(3)</sup>								0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively.

2: These bits are not available on 48, 36 or 28-pin devices.

3: Bits<14:11> are not available on 48-pin devices; bits<15:10> and bits<8:5> are not available on 36-pin devices.

4: Bits<15:5> are not available on 28-pin devices.

DS60001387C-page 120

### REGISTER 14-1: CCPxCON1: CAPTURE/COMPARE/PWMx CONTROL 1 REGISTER (CONTINUED)

- bit 10-8 CLKSEL<2:0>: CCPx Time Base Clock Select bits
  - 111 = TCKIA pin (remappable)
  - 110 = TCKIB pin (remappable)
  - 101 = Reserved
  - 100 = Reserved
  - 011 = CLC1 output for MCCP1
    - CLC2 output for MCCP2
    - CLC3 output for MCCP3
    - CLC1 output for SCCP4
    - CLC2 output for SCCP5
    - CLC3 output for SCCP6
    - CLC4 output for SCCP7
    - CLC1 output for SCCP8
    - CLC1 output for SCCP9
  - 010 = Secondary Oscillator (SOSC) clock
  - 001 = REFO1 output clock
  - 000 = System clock (TCY)
- bit 7-6 **TMRPS<1:0>:** CCPx Time Base Prescale Select bits
  - 11 = 1:64 prescaler
  - 10 = 1:16 prescaler
  - 01 = 1:4 prescaler
  - 00 = 1:1 prescaler
- bit 5 T32: 32-Bit Time Base Select bit
  - 1 = 32-bit time base for timer, single edge output compare or input capture function
  - 0 = 16-bit time base for timer, single edge output compare or input capture function
- bit 4 CCSEL: Capture/Compare Mode Select bit
  - 1 = Input Capture mode
  - 0 = Output Compare/PWM or Timer mode (exact function is selected by the MOD<3:0> bits)

#### bit 3-0 MOD<3:0>: CCPx Mode Select bits

CCSEL = 1 (Input Capture modes):

- 1xxx = Reserved
- 011x = Reserved
- 0101 = Capture every 16th rising edge
- 0100 = Capture every 4th rising edge
- 0011 = Capture every rising and falling edge
- 0010 = Capture every falling edge
- 0001 = Capture every rising edge
- 0000 = Capture every rising and falling edge (Edge Detect mode)
- CCSEL = 0 (Output Compare modes):
- 1111 = External Input mode: Pulse generator is disabled, source is selected by ICS<2:0>
- 1110 = Reserved
- 110x = Reserved
- 10xx = Reserved
- 0111 = Variable Frequency Pulse mode
- 0110 = Center-Aligned Pulse Compare mode, buffered
- 0101 = Dual Edge Compare mode, buffered
- 0100 = Dual Edge Compare mode
- 0011 = 16-Bit/32-Bit Single Edge mode: Toggles output on compare match
- 0010 = 16-Bit/32-Bit Single Edge mode: Drives output low on compare match
- 0001 = 16-Bit/32-Bit Single Edge mode: Drives output high on compare match
- 0000 = 16-Bit/32-Bit Timer mode: Output functions are disabled

### **Note 1:** This control bit has no function in Input Capture modes.

- **2:** This control bit has no function when TRIGEN = 0.
- **3:** Values greater than '0011' will cause a FIFO buffer overflow in Input Capture mode.

# REGISTER 14-3: CCPxCON3: CAPTURE/COMPARE/PWMx CONTROL 3 REGISTER (CONTINUED)

- bit 19-18 PSSACE<1:0>: PWMx Output Pins, OCxA, OCxC and OCxE, Shutdown State Control bits 11 = Pins are driven active when a shutdown event occurs 10 = Pins are driven inactive when a shutdown event occurs 0x = Pins are in a high-impedance state when a shutdown event occurs PSSBDF<1:0>: PWMx Output Pins, OCxB, OCxD and OCxF, Shutdown State Control bits<sup>(1)</sup> bit 17-16 11 = Pins are driven active when a shutdown event occurs 10 = Pins are driven inactive when a shutdown event occurs 0x = Pins are in a high-impedance state when a shutdown event occurs bit 15-6 Unimplemented: Read as '0' DT<5:0>: PWM Dead-Time Select bits<sup>(1)</sup> bit 5-0 111111 = Insert 63 dead-time delay periods between complementary output signals 111110 = Insert 62 dead-time delay periods between complementary output signals . . . 000010 = Insert 2 dead-time delay periods between complementary output signals 000001 = Insert 1 dead-time delay period between complementary output signals
  - 000000 = Dead-time logic is disabled
- Note 1: These bits are implemented in MCCP modules only.

# REGISTER 19-1: RTCCON1: RTCC CONTROL 1 REGISTER (CONTINUED)

- bit 11 WRLOCK: RTCC Registers Write Lock bit
  - 1 = Registers associated with accurate timekeeping are locked
  - 0 = Registers associated with accurate timekeeping may be written to by user
- bit 10-8 Unimplemented: Read as '0'
- bit 7 RTCOE: RTCC Output Enable bit

1 = RTCC clock output is enabled; signal selected by OUTSEL<2:0> is presented on the RTCC pin 0 = RTCC clock output is disabled

- bit 6-4 OUTSEL<2:0>: RTCC Signal Output Selection bits
  - 111 = Reserved

•••

- 011 = Reserved
- 010 = RTCC input clock source (user-defined divided output based on the combination of the RTCCON2 bits, DIV<15:0> and PS<1:0>)
- 001 = Seconds clock
- 000 = Alarm event
- bit 3-0 Unimplemented: Read as '0'
- **Note 1:** The counter decrements on any alarm event. The counter is prevented from rolling over from '00' to 'FF' unless CHIME = 1.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	—		HRTEN<2:0>			HRONI	Bit         25/17/9/1         R/W-0         VE<3:0>         R/W-0         NE<3:0>         R/W-0         NE<3:0>         U-0         —	
00.10	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:10	—		MINTEN<2:0>	>		MINON	Bit 25/17/9/1 R/W-0 E<3:0> R/W-0 E<3:0> R/W-0 IE<3:0> U-0 U-0	
15:0	R/W-0	R/W-0						
10.0		SECTE	EN<3:0>			SECON	IE<3:0>	
7.0	U-0	U-0						
7:0	_	_	_	_	_		_	_

#### REGISTER 19-4: RTCTIME/ALMTIME: RTCC TIME/ALARM REGISTERS

# Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 Unimplemented: Read as '0'

- bit 30-28 **HRTEN<2:0>:** Binary Coded Decimal Value of Hours 10-Digit bits Contains a value from 0 to 2.
- bit 27-24 **HRONE<3:0>:** Binary Coded Decimal Value of Hours 1-Digit bits Contains a value from 0 to 9.
- bit 23 Unimplemented: Read as '0'
- bit 22-20 **MINTEN<2:0>:** Binary Coded Decimal Value of Minutes 10-Digit bits Contains a value from 0 to 5.
- bit 19-16 **MINONE<3:0>:** Binary Coded Decimal Value of Minutes 1-Digit bits Contains a value from 0 to 9.
- bit 15-12 **SECTEN<2:0>:** Binary Coded Decimal Value of Seconds 10-Digit bits Contains a value from 0 to 5.
- bit 11-8 **SECONE<3:0>:** Binary Coded Decimal Value of Seconds 1-Digit bits Contains a value from 0 to 9.
- bit 7-0 Unimplemented: Read as '0'

# PIC32MM0256GPM064 FAMILY

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	—	—	—	—	—	—	—	—	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	—	—	—	—	—	—	—	—	
45.0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	ADRC	EXTSAM	—	SAMC<4:0>					
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	ADCS<7:0>								

# REGISTER 20-3: AD1CON3: ADC CONTROL REGISTER 3

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

- bit 15 ADRC: ADC Conversion Clock Source (TSRC) bit
  - 1 = Clock derived from the Fast RC (FRC) oscillator
  - 0 = Clock derived from the Peripheral Bus Clock (PBCLK, 1:1 with SYSCLK)

### bit 14 EXTSAM: Extended Sampling Time bit

- 1 = ADC is still sampling after SAMP bit = 0
- 0 = ADC stops sampling when SAMP bit = 0
- bit 13 Unimplemented: Read as '0'
- bit 12-8 SAMC<4:0>: Auto-Sample Time bits

11111 **= 31 T**AD

- •
- .

00001 = 1 TAD

00000 = 0 TAD (Not allowed)

- bit 7-0 ADCS<7:0>: ADC Conversion Clock Select bits
  - 11111111 = 2 TSRC ADCS<7:0> = 510 TSRC = TAD
    - - •

00000001 = 2 • TSRC • ADCS<7:0> = 2 • TSRC = TAD 00000000 = 1 • TSRC = TAD

Where TSRC is a period of clock selected by the ADRC bit (AD1CON3<15>).

# REGISTER 21-1: CLCxCON: CLCx CONTROL REGISTER (CONTINUED)

- bit 6 LCOUT: CLCx Data Output Status bit 1 = CLCx output high 0 = CLCx output low
- bit 5 LCPOL: CLCx Output Polarity Control bit 1 = The output of the module is inverted 0 = The output of the module is not inverted
- bit 4-3 Unimplemented: Read as '0'
- bit 2-0 MODE<2:0>: CLCx Mode bits
  - 111 = Cell is a 1-input transparent latch with S and R
  - 110 = Cell is a JK flip-flop with R
  - 101 = Cell is a 2-input D flip-flop with R
  - 100 = Cell is a 1-input D flip-flop with S and R
  - 011 = Cell is an SR latch
  - 010 = Cell is a 4-input AND
  - 001 = Cell is an OR-XOR
  - 000 = Cell is a AND-OR
- Note 1: The INTP and INTN bits should not be set at the same time for proper interrupt functionality.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	—	—	-	—	—	—	—	—	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:10	—	—	_	—	—	—	—		
15.0	R/W-0	U-0	R/W-0	U-0	R/W-0	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC	
15:8	ON	—	SIDL	—	VDIR	BGVST	IRVST	HLEVT	
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	_	_		_	HLVDL<3:0>				

# REGISTER 24-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

Legend:	HC = Hardware Clearable bit HS = Hardware Settable		bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** HLVD Power Enable bit
  - 1 = HLVD is enabled
  - 0 = HLVD is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 SIDL: HLVD Stop in Idle Mode bit
  - 1 = Discontinues module operation when device enters Idle mode
  - 0 = Continues module operation in Idle mode
- bit 12 Unimplemented: Read as '0'
- bit 11 **VDIR:** Voltage Change Direction Select bit
  - 1 = Event occurs when voltage equals or exceeds trip point (HLVDL<3:0>)
  - 0 = Event occurs when voltage equals or falls below trip point (HLVDL<3:0>)
- bit 10 BGVST: Band Gap Voltage Stable Flag bit
  - 1 = Indicates that the band gap voltage is stable
  - 0 = Indicates that the band gap voltage is unstable
- bit 9 IRVST: Internal Reference Voltage Stable Flag bit
  - 1 = Internal reference voltage is stable; the High-Voltage Detect logic generates the interrupt flag at the specified voltage range
  - 0 = Internal reference voltage is unstable; the High-Voltage Detect logic will not generate the interrupt flag at the specified voltage range and the HLVD interrupt should not be enabled
- bit 8 HLEVT: High/Low-Voltage Detection Event Status bit
  - 1 = Indicates HLVD event is active
  - 0 = Indicates HLVD event is not active
- bit 7-4 Unimplemented: Read as '0'

NOTES:

DC CHARACTERISTICS			Operating Conditions: 2.0V < VDD < 3.6V, -40°C < TA < +85°C (unless otherwise stated)					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
DC10	Vdd	Supply Voltage	2.0	_	3.6	V		
DC16	V <sub>POR</sub> (1)	VDD Start Voltage to Ensure Internal Power-on Reset Signal	Vss	—	100	mV		
DC17A	SV <sub>DD</sub> (1)	Recommended Vod Rise Rate to Ensure Internal Power-on Reset Signal	0.05	—	-	V/ms	0-3.3V in 66 ms, 0-2.0V in 40 ms	
DC17B	VBOR	Brown-out Reset Voltage on VDD Transition, High-to-Low	2.0	_	2.083	V		

**Note 1:** If the VPOR or SVDD parameters are not met, or the application experiences slow power-down VDD ramp rates, it is recommended to enable and use BOR.

# TABLE 29-4: OPERATING CURRENT (IDD)<sup>(2)</sup>

DC CHARACTERISTICS								
Parameter No.	Typical <sup>(1)</sup>	Мах	Units	Operating Temperature	Vdd	Conditions		
DC19	.72	.96	mA	-40°C to +85°C	2.0V			
		.96	mA	-40°C to +85°C	3.3V			
DC23	2.5	3.7	mA	-40°C to +85°C	2.0V			
	2.5	3.7	mA	-40°C to +85°C	3.3V	1 5 1 5 1 0 1 VII 1 2		
DC24	7.9	10.2	mA	-40°C to +85°C	2.0V			
	7.9	10.2	mA	-40°C to +85°C	3.3V	1 313 - 23 WI 12		
DC25	.4	.8	μA	-40°C to +85°C	2.0V	LPRC,		
	.4	.8	μA	-40°C to +85°C	3.3V	Fsys = 32 kHz		

Note 1: Typical parameters are for design guidance only and are not tested.

**2:** IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

- Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-to-rail (EC Clock Overshoot/Undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as outputs and driving low
- MCLR = VDD; WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating or being clocked (defined PMDx bits are all ones)
- · CPU executing:

```
while(1)
 {
 NOP();
 }
```

3: JTAG is disabled

# TABLE 29-9: DC CHARACTERISTICS: I/O PIN INPUT INJECTION CURRENT SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions:2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$				
Param No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions
Dl60a	licl	Input Low Injection Current	0	_	<sub>-5</sub> (2,5)	mA	This parameter applies to all pins. Maximum IICH current for this exception is 0 mA.
DI60b	Іісн	Input High Injection Current	0	_	+5 <sup>(3,4,5)</sup>	mA	This parameter applies to all pins, with the exception of all 5V tolerant pins and SOSCI. Maximum IICH current for these exceptions is 0 mA.
D160c	∑IICT	Total Input Injection Current (sum of all I/O and control pins)	-20 <sup>(6)</sup>	_	+20 <sup>(6)</sup>	mA	Absolute instantaneous sum of all $\pm$ input injection currents from all I/O pins: (  IICL +   IICH  ) $\leq \sum$ IICT

**Note 1:** Data in the "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2: VIL Source < (Vss 0.3). Characterized but not tested.
- 3: VIH Source > (VDD + 0.3) for non-5V tolerant pins only.
- 4: Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
- 5: Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., VIH Source > (VDD + 0.3) or VIL Source < (VSS − 0.3)).</p>
- 6: Any number and/or combination of I/O pins, not excluded under IICL or IICH conditions, are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 2, IICL = (((VSS 0.3) VIL Source)/RS). If Note 3, IICH = (((IICH Source (VDD + 0.3))/RS). RS = Resistance between input source voltage and device pin. If (VSS 0.3) ≤ VSOURCE ≤ (VDD + 0.3), Injection Current = 0.



# FIGURE 29-10: SPIX MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS

# TABLE 29-29: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions:2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$				
Param No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Тур. <sup>(2)</sup>	Max.	Units	Conditions
SP10	TscL	SCKx Output Low Time <sup>(3)</sup>	Tsck/2	_	_	ns	
SP11	TscH	SCKx Output High Time <sup>(3)</sup>	Tsck/2	—	_	ns	
SP20	TscF	SCKx Output Fall Time <sup>(4)</sup>	—	—	_	ns	See Parameter DO32
SP21	TscR	SCKx Output Rise Time <sup>(4)</sup>	—	—	_	ns	See Parameter DO31
SP30	TDOF	SDOx Data Output Fall Time <sup>(4)</sup>	—	—	_	ns	See Parameter DO32
SP31	TDOR	SDOx Data Output Rise Time <sup>(4)</sup>	—	—	_	ns	See Parameter DO31
SP35	TscH2doV,	SDOx Data Output Valid	_	_	7	ns	VDD > 2.0V
	TscL2DoV	after SCKx Edge	—	—	10	ns	VDD < 2.0V
SP36	TDOV2sc, TDOV2scL	SDOx Data Output Setup to First SCKx Edge	7	—	_	ns	
SP40	TDIV2scH,	Setup Time of SDIx Data	7	—	_	ns	VDD > 2.0V
	TDIV2scL	Input to SCKx Edge	10	_	_	ns	VDD < 2.0V
SP41	TscH2DIL,	Hold Time of SDIx Data	7	_	_	ns	VDD > 2.0V
	TscL2DIL	Input to SCKx Edge	10	_	_	ns	VDD < 2.0V

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in the "Typ." column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**3:** The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 10 pF load on all SPIx pins.

# 28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (M6) - 4x4x0.6 mm Body [UQFN] With Corner Anchors

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# **RECOMMENDED LAND PATTERN**

	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.40 BSC	
Center Pad Width	X2			2.00
Center Pad Length	Y2			2.00
Contact Pad Spacing	C1		3.90	
Contact Pad Spacing	C2		3.90	
Contact Pad Width (X28)	X1			0.20
Contact Pad Length (X28)	Y1			0.85
Contact Pad to Center Pad (X28)	G1		0.52	
Contact Pad to Pad (X24)	G2	0.20		
Contact Pad to Corner Pad (X8)	G3	0.20		
Corner Anchor Width (X4)	X3			0.78
Corner Anchor Length (X4)	Y3			0.78
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2333-M6 Rev B

# 64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



TOP VIEW



Microchip Technology Drawing C04-085C Sheet 1 of 2