



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	EBI/EMI, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	26
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lc601-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin N	umber				
Pin Name	PIC1	8C601	PIC1	8C801	Pin Type	Buffer Type	
	TQFP	PLCC	TQFP	PLCC	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Description
							PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/INT0	48	60	58	72			
RB0					I/O	TTL	Digital I/O.
INT0					I	ST	External interrupt 0.
RB1/INT1	47	59	57	71			
RB1					I/O	TTL	Digital I/O.
INT1					I	ST	External interrupt 1.
RB2/INT2	46	58	56	70			
RB2					I/O	TTL	Digital I/O.
INT2					I	ST	External interrupt 2.
RB3/CCP2	45	57	55	69			
RB3					I/O	TTL	Digital I/O.
CCP2					I/O	ST	Capture2 input, Compare2 output, PWM2 output.
RB4	44	56	54	68	I/O	TTL	Digital I/O, Interrupt-on-change pin.
RB5	43	55	53	67	I/O	TTL	Digital I/O, Interrupt-on-change pin.
RB6	42	54	52	66	I/O	TTL	Digital I/O, Interrupt-on-change pin.
					I	ST	ICSP programming clock.
RB7	37	48	47	60	I/O	TTL	Digital I/O, Interrupt-on-change pin.
					I/O	ST	ICSP programming data.
		المراجعة المراجعة			0		20 second this is such as such as

TABLE 1-2: PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

I = Input

P = Power

CMOS = CMOS compatible input or output Analog = Analog input

O = Output

OD = Open Drain (no P diode to VDD)

bit 7-2 bit 1-0

REGISTER 4-2: PSPCON REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	W-0	W-0		
	—	—	—	—	—	CMLK1	CMLK0		
bit 7							bit 0		
Unimplemented: Read as '0'									
CMLK<1:0	>: Combina	tion Lock bits	3						

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

The Combination Lock bits must be set sequentially, meaning that as soon as Combination Lock bit CMLK1 is set, the second Combination Lock bit CMLK0 must be set on the following instruction cycle. If user waits more than one machine cycle to set the second bit after setting the first, both bits will automatically be cleared in hardware and the lock will remain closed. To satisfy this condition, all interrupts must be disabled before attempting to unlock the Combination Lock. Once secured registers are modified, interrupts may be re-enabled.

Each instruction must only modify one combination lock bit at a time. This means, user code must use the ${\tt BSF}$ instruction to set CMLK bits in the PSPCON register.

Note: The Combination Lock bits are write-only bits. These bits will always return '0' when read. When the Combination Lock is opened, the user will have three instruction cycles to modify the safety critical register of choice. After three instruction cycles have expired, the CMLK bits are cleared, the lock will close and the user will have to set the CMLK bits again, in order to open the lock. Since there are only three instruction cycles allowed after the Combination Lock is opened, if a subroutine is used to unlock Combination Lock bits, user code must preload WREG with the desired value, call unlock subroutine, and write to the desired safety critical register itself.

Note: Successive attempts to unlock the Combination Lock must be separated by at least three instruction cycles.

EXAMPLE 4-4: COMBINATION UNLOCK SUBROUTINE EXAMPLE CODE

MOVLW 5Ah	; Preload WREG with data to be stored in a safety critical register
BCF INTCON, GIE	; Disable all interrupts
CALL UNLOCK	; Now unlock it
	; Write must take place in next instruction cycle
MOVWF OSCCON	
	; Lock is closed
BSF INTCON, GIE	; Re-enable interrupts
•	
•	
UNLOCK	
BSF PSPCON, CMLK1	
BSF PSPCON, CMLK0	
RETURN	
•	
•	

EXAMPLE 4-5: COMBINATION UNLOCK MACRO EXAMPLE CODE

UNLOCK_N_MODIFY @REG	MACRO	
	BCF INTCON, GIE	; Disable interrupts
	BSF PSPCON, CMLK1	
	BSF PSPCON, CMLK0	
	MOVWF @REG	; Modify given register
	BSF INTCON, GIE	; Enable interrupts
	ENDM	
•		
•		
	MOVLW 5Ah	; Preload WREG for OSCCON register
	UNLOCK_N_MODIFY OSCCON	; Modify OSCCON

FIGURE 4-7: THE DATA MEMORY MAP FOR PIC18C801/601 (PGRM = 0)



5.3 16-bit Mode

The External Memory Interface can operate in 16-bit mode. The mode selection is not software configurable, but is programmable via the configuration bits.

The WM<1:0> bits in the MEMCON register determine three types of connections in 16-bit mode. They are referred to as:

- 16-bit Byte Write
- 16-bit Word Write
- 16-bit Byte Select

These three different configurations allow the designer maximum flexibility in using 8-bit and 16-bit memory devices.

For all 16-bit modes, the Address Latch Enable (ALE) pin indicates that the address bits A<15:0> are available on the External Memory Interface bus. Following the address latch, the output enable signal (\overline{OE}) will enable both bytes of program memory at once to form a 16-bit instruction word.

In Byte Select mode, JEDEC standard FLASH memories will require BA0 for the byte address line, and one I/O line, to select between byte and word mode. The other 16-bit modes do not need BA0. JEDEC standard static RAM memories will use the UB or UL signals for byte selection.

5.3.1 16-BIT BYTE WRITE MODE

Figure 5-5 shows an example of 16-bit Byte Write mode for the PIC18C601/801.



FIGURE 5-5: 16-BIT BYTE WRITE MODE EXAMPLE

6.1 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include:

- TABLAT register
- TBLPTR registers

6.1.1 TABLAT - TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch is used to hold 8-bit data during data transfers between program memory and data memory.

6.1.2 TBLPTR - TABLE POINTER REGISTER

The Table Pointer (TBLPTR) addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers (Table Pointer Upper byte, High byte and Low byte). These three registers (TBLPTRU:TBLPTRH:TBLPTRL) join to form a 21-bit wide pointer. The 21-bits allow the device to address up to 2 Mbytes of program memory space.

The table pointer TBLPTR is used by the TBLRD and TBLWRT instructions. These instructions can update the TBLPTR in one of four ways, based on the table operation. These operations are shown in Table 6-1. These operations on the TBLPTR only affect the low order 21-bits.

TABLE 6-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD* - TBLWT* -	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

6.3.4 16-BIT EXTERNAL TABLE WRITE (BYTE SELECT MODE)

This mode allows Table Writes to word-wide external memories that have byte selection capabilities. This generally includes word-wide FLASH devices and word-wide static RAM devices.

During a TBLWT cycle, the TABLAT data is presented on the upper and lower byte of the AD<15:0> bus. The WRH line is strobed for each write cycle and the $\overline{\text{WRL}}$ line is unused. The BA0 or $\overline{\text{UB}}$ or $\overline{\text{UL}}$ lines are used to select the byte to be written, based on the LSb of the TBLPTR.

JEDEC standard flash memories will require a I/O port line to become a BYTE/WORD input signal and will use the BA0 signal as a byte address. JEDEC standard static RAM memories will use the UB or UL signals to select the byte.

Figure 6-10 shows the timing associated with this mode.

Q1 Q2 Q3 Q4 Q2 Q3 Q4 Q1 A<19:16> 0h 0h Ch 0h 0h Ch 000Dh AAB 6FF4h 000Ch 9292h AD<15:0> 5656h AAC 3440 0E55h CF33 CES BA0 ALE OE WRH WRL '1' UB LB Opcode Fetch Memory Opcode Fetch TBLWT 56h Opcode Fetch Opcode Fetch TBLWT 92h Cycle TBLWT*+ MOVWE TABLAT to 199E66h TBI WT* MOVLW 55h to 199E67h from 00755Ah from 007554h from 007556h from 007558h Instruction INST(PC-2) TBLWT*+ Cycle1 | TBLWT*+ Cycle2 | MOVWF TBLWT* Cycle1 | TBLWT* Cycle2 Execution



REGISTER 8-3: INTCON3 REGISTER

	R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0			
	INT2IP	INT1IP		INT2IE	INT1IE	_	INT2IF	INT1IF			
	bit 7							bit 0			
it 7	INT2IP: IN 1 = High pr 0 = Low pri	T2 External Ir iority ority	nterrupt Prior	ity bit							
it 6	INT1IP: IN 1 = High pr 0 = Low pri	INT1IP: INT1 External Interrupt Priority bit 1 = High priority 0 = Low priority									
it 5	Unimplem	ented: Read	as '0'								
it 4	INT2IE: IN 1 = Enable 0 = Disable	INT2IE: INT2 External Interrupt Enable bit 1 = Enables the INT2 external interrupt 0 = Disables the INT2 external interrupt									
it 3	INT1IE: IN 1 = Enable 0 = Disable	T1 External Ir s the INT1 ex s the INT1 e:	nterrupt Enat ternal interru kternal interr	ole bit ıpt upt							
it 2	Unimplem	ented: Read	as '0'								
it 1	INT2IF: IN 1 = The IN 0 = The IN	INT2IF: INT2 External Interrupt Flag bit 1 = The INT2 external interrupt occurred (must be cleared in software) 0 = The INT2 external interrupt did not occur									
it O	INT1IF: INT1 External Interrupt Flag bit 1 = The INT1 external interrupt occurred (must be cleared in software) 0 = The INT1 external interrupt did not occur										
	Legend:										
	R = Reada	ble bit	W = Wri	table bit	U = Unimp	lemented b	oit, read as	'0'			
	- n = Value	at POR	'1' = Bit	is set	'0' = Bit is	cleared	x – Bit is u	nknown			

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows software polling.

REGISTER 8-5: PIR1 REGISTER

	U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
	bit 7				1		I	bit 0
bit 7	Unimplem	ented: Read	as '0'					
bit 6	ADIF A/D	Converter Inte	errupt Flag b	bit				
	1 = An A/D (must b	conversion c cleared in s	ompleted software)	ete				
hit 5			ntorrunt Elao	n hit				
DIL 5	1 = The US (cleare	SART receive	buffer, RCR	EG, is full				
	0 = The US	SART receive	buffer is em	pty				
bit 4	TXIF : USAI 1 = The US (cleared 0 = The US	RT Transmit I SART transmit d when TXRE SART transmit	nterrupt Flag buffer, TXR G is written) buffer is full	ȝ bit :EG, is empty) I	,			
bit 3	SSPIF: Ma	ster Synchron	ous Serial P	ort Interrupt	Flag bit			
	1 = The tra (must b	nsmission/rec	ception is con oftware)	mplete	C C			
	0 = Waiting	to transmit/re	eceive					
bit 2	CCP1IF: C	CP1 Interrupt	Flag bit					
	Capture mo	<u>ode</u> :						
	1 = A TMR (must b	1 register cap be cleared in s	ture occurre oftware)	:d				
	0 = No TMI	R1 register ca	pture occurr	red				
	<u>Compare m</u> 1 = A TMR (must b	<u>10de</u> : 1 register con be cleared in s	npare match software)	occurred				
	0 = No TMI	R1 register co	mpare matc	h occurred				
	PWM mode Unused in t	<u>}</u> : this mode						
bit 1	TMR2IF: T	MR2 to PR2 M	Match Interru	upt Flag bit				
	1 = TMR2 t (must b	to PR2 match be cleared in s	occurred software)					
	0 = No TMI	R2 to PR2 ma	tch occurred	d				
bit 0	TMR1IF: T	MR1 Overflov	v Interrupt Fl	lag bit				
	1 = TMR1 ו must t)	register overfl be cleared in s	owed oftware)					
	0 = TMR1 I	register did no	ot overflow					
	Legend:							
	R = Reada	ble bit	W = Wri	table bit	U = Unimp	lemented b	oit, read as '	0'
	- n = Value	at POR	'1' = Bit	is set	'0' = Bit is	cleared	x = Bit is u	nknown



14.5.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

TABLE 14-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 25 MHz

PWM Frequency	1.53 kHz	6.10 kHz	24.41 kHz	97.66kHz	195.31 kHz	260.42 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 14-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
IPR1	_	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	-000 0000	-000 0000
TRISC	PORTC D	ata Direction	n Register						1111 1111	1111 1111
TMR2	Timer2 Mo	odule's Regi	ster						0000 0000	0000 0000
PR2	Timer2 Mo	dule's Perio	od Register						1111 1111	1111 1111
T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
CCPR1L	Capture/C	ompare/PW	M Register1	(LSB)					XXXX XXXX	uuuu uuuu
CCPR1H	Capture/C	ompare/PW	M Register1	(MSB)					xxxx xxxx	uuuu uuuu
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
CCPR2L	Capture/C	ompare/PW	M Register2	2 (LSB)					XXXX XXXX	uuuu uuuu
CCPR2H	Capture/C	ompare/PW	M Register2	2 (MSB)					xxxx xxxx	uuuu uuuu
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
PIR2	_	_	_	_	BCLIF	LVDIF	TMR3IF	CCP2IF	0000	0000
PIE2	_	_	_	_	BCLIE	LVDIE	TMR3IE	CCP2IE	0000	0000
IPR2	—	_		_	BCLIP	LVDIP	TMR3IP	CCP2IP	0000	0000

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

15.3.3 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor" mode. The clock polarity is selected by appropriately programming the CKP bit (SSPCON1 register). This, then, would give waveforms for SPI communication as shown in Figure 15-2, Figure 15-4, and Figure 15-5, where the MSb is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 TCY)
- Fosc/64 (or 16 TCY)
- Timer2 output/2

This allows a maximum data rate (at 25 MHz) of 6.25 Mbps.

Figure 15-2 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.



FIGURE 15-2: SPI MODE WAVEFORM (MASTER MODE)

(SMP = 1) SSPIF SSPSR to SSPBUF

15.3.6 SLEEP OPERATION

In Master mode, all module clocks are halted, and the transmission/reception will remain in that state until the device wakes from SLEEP. After the device returns to normal mode, the module will continue to transmit/ receive data.

In Slave mode, the SPI transmit/receive shift register operates asynchronously to the device. This allows the device to be placed in SLEEP mode, and data to be shifted into the SPI transmit/receive shift register. When all eight bits have been received, the MSSP interrupt flag bit will be set and, if enabled, will wake the device from SLEEP.

15.3.7 EFFECTS OF A RESET

A RESET disables the MSSP module and terminates the current transfer.

15.3.8 BUS MODE COMPATIBILITY

Table 15-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

TABLE 15-1: SPI BUS MODES

Standard SPI Mode	Control Bits State				
Terminology	СКР	CKE			
0, 0	0	1			
0, 1	0	0			
1, 0	1	1			
1, 1	1	0			

There is also a SMP bit that controls when the data will be sampled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
IPR1	—	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	-000 0000	-000 0000
TRISC	PORTC D	ata Direc	tion Regist	er	•				1111 1111	1111 1111
SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register								XXXX XXXX	uuuu uuuu
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
TRISA	PORTA Data Direction Register						11 1111	11 1111		
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

TABLE 15-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'.

Shaded cells are not used by the MSSP in SPI mode.

15.4.2 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I²C bus is such that the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address, which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I²C protocol. It consists of all 0's with R/W = 0.

The general call address is recognized (enabled) when the General Call Enable (GCEN) bit is set (SSPCON2 register). Following a START bit detect, eight bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware. If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF bit is set (eighth bit), and on the falling edge of the ninth bit (\overline{ACK} bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT register). If the general call address is sampled when the GCEN bit is set and while the slave is configured in 10-bit address mode, then the second half of the address is not necessary. The UA bit will not be set, and the slave will begin receiving data after the Acknowledge (Figure 15-9).



FIGURE 15-9: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE (7 OR 10-BIT ADDRESS)

Mnemonic,		Description	Cycles	16-Bit Instruction Word			Vord	Status	Natao
Oper	ands	Description	Cycles	MSb			LSb	Affected	Notes
CONTRO	L OPERAT	IONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	2	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	1 (2)	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation (Note 4)	1	1111	XXXX	XXXX	xxxx	None	
POP	—	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	—	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device RESET	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH,	
1								PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTE, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

 If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

6: Microchip's MPASM[™] Assembler automatically defaults destination bit 'd' to '1', while access bit 'a' defaults to '1' or '0', according to address of register being used.

20.1 Instruction Set

ADD literal to WREG						
[label] ADDLW k						
$0 \le k \le 25$	$0 \le k \le 255$					
(WREG) +	⊦ k → W	REG				
N,OV, C, I	DC, Z					
0000	1111	kkkk		kkkk		
The conte the 8-bit li placed in	The contents of WREG are added to the 8-bit literal 'k' and the result is placed in WREG.					
1						
1						
Q2	Q3			Q4		
Read literal 'k'	Proces Data	SS I	V V	/rite to VREG		
ADDLW 1 ction = 10h = ? = ? = ? = ? = ? = ? on = 25h = 0 = 0 = 0 = 0 = 0 = 0 = 0	1.5h					
	ADD liter [labe/] A $0 \le k \le 25$ (WREG) - N,OV, C, I 0000 The conte the 8-bit liplaced in 1 Q2 Read literal 'k' ADDLW 2 Read literal 'k' ADDLW 2 e ?	ADD literal to WR [label] ADDLW $0 \le k \le 255$ (WREG) + k \rightarrow W N,OV, C, DC, Z 0000 1111 The contents of WI the 8-bit literal 'k' a placed in WREG. 1 1 Q2 Q3 Read Process literal 'k' Data ADDLW 15h tion = 10h = ? = ? = ? = ? = ? = 0 = 0 = 0 = 0	ADD literal to WREG [<i>label</i>] ADDLW k $0 \le k \le 255$ (WREG) + k \rightarrow WREG N,OV, C, DC, Z 0000 1111 kkł The contents of WREG the 8-bit literal 'k' and the placed in WREG. 1 1 Q2 Q3 Read Process Data ADDLW 15h Stion = 10h = ? = ? = ? = ? = ? = 0 = 0 = 0 = 0 = 0	ADD literal to WREG [label] ADDLW k $0 \le k \le 255$ (WREG) + k → WREG N,OV, C, DC, Z 0000 1111 kkkk The contents of WREG areat the 8-bit literal 'k' and the replaced in WREG. 1 1 0000 1111 kkkk Q2 Q3 Read Process W Iteral 'k' Data V ADDLW 15h 15h Stion = ? ? = ? ? ? = ? ? ? = 0 = 0 = 0 = 0 = 0 = 0		

	ADD WREG to f					
[label] Al	[label] ADDWF f [,d [,a]]					
0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
(WREG) +	(WREG) + (f) \rightarrow dest					
N,OV, C, I	DC, Z					
0010	01da	ffff	ffff			
Add WRE the result 1, the result 'f' (default Bank will b Bank will b value.	Add WREG to register 'f'. If 'd' is 0, the result is stored in WREG. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the Bank will be selected as per the BSR value					
1						
1						
Q2	Q3		Q4			
Read register 'f'	Proces Data	ss V des	/rite to stination			
ADDWF	REG, V	N				
ction						
= 1/h = 0C2h = ? = ? = ? = ? = ?						
ion						
= 0D9h = 0C2h = 1 = 0 = 0						
	ADD WRI [label] All $0 \le f \le 25!$ $d \in [0,1]$ $a \in [0,1]$ (WREG) + N,OV, C, I 0010 Add WRE the result 1, the resu	ADD WREG to f [label] ADDWF $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ $(WREG) + (f) \rightarrow d$ N,OV, C, DC, Z 0010 01da Add WREG to reg the result is stored 1, the result is process f' (default). If 'a' is Bank will be select value. 1 1 Q2 Q3 Read Process register 'f' Data ADDWF REG, T ction = 17h = 0C2h = ? = ? = ? ion = 0D9h = 0C2h = 1 = 0	ADD WREG to f [<i>label</i>] ADDWF f [,d [,a] $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ (WREG) + (f) → dest N,OV, C, DC, Z 0010 01da ffff Add WREG to register 'f. I the result is stored in WRE 1, the result is stored back in 'f' (default). If 'a' is 0, the A Bank will be selected. If 'a' Bank will be selected as pervalue. 1 1 2 Q2 Q3 Read Process V register 'f' Data dest ADDWF REG, W ction = 17h = 0C2h = ? = ? = ? = ? = ? = 0 = 0 = 0			

MULLW	Multiply L	iteral with \	WREG	r	
Syntax:	[label]	/ULLW k		S	
Operands:	0 ≤ k ≤ 255	5		C	
Operation:	(WREG) x	$k \rightarrow PROD$	H:PRODL		
Status Affected:	None			C	
Encoding:	0000	1101 kk	kk kkkk	S	
Description:	An unsigned multiplication is carried out between the contents of WREG and the 8-bit literal 'k'. The 16-bit result is placed in PRODH:PRODL register pair. PRODH contains the high byte. WREG is unchanged. None of the status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not				
Words:	1				
Cycles:	1				
Q1	Q2	Q3	Q4		
Decode	Read literal 'k'	Process Data	Write registers PRODH: PRODL	V	
Example:	MULLW C	24h		G	
Before Instru WREG PRODH PRODL After Instruct WREG PRODH PRODL	ction = 0E2 = ? = ? ion = 0E2 = 0A1 = 08P	2h 2h Dh 1		Ē	

Syntax: Operands: Operation:	[label] MULWF f[,a] $0 \le f \le 255$				
Operands: Operation:	$0 \le f \le 255$				
Operation:	a ∈ [0,1]				
	(WREG) x (f) \rightarrow PRODH:PRODL				
Status Affected:	None				
Encoding:	0000 001a ffff ffff				
Description:	An unsigned multiplication is carried out between the contents of WREG and the register file location 'f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both WREG and 'f' are unchanged. None of the status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the				
Words:	1				
Cycles:	1				
Q Cycle Activity					
Q1	Q2 Q3 Q4				
Decode	Read Process Write register 'f' Data PRODH: PRODL				
Example:	MULWF REG				
Before Instruc WREG REG PRODH PRODL After Instructic WREG	tion = 0C4h = 0B5h = ? = ? on = 0C4h				

PRODH

PRODL

= 8Ah

= 94h

RET	FIE	Return from Interrupt					
Synt	ax:	[label]	RETFIE [s]				
Ope	rands:	$s \in \left[0,1\right]$					
Ope	ration:	$(TOS) \rightarrow F$ $1 \rightarrow GIE/G$ if s = 1 $(WS) \rightarrow W$ (STATUSS) $(BSRS) \rightarrow$ PCLATU, 1	$(TOS) \rightarrow PC,$ $1 \rightarrow GIE/GIEH \text{ or PEIE/GIEL,}$ if s = 1 $(WS) \rightarrow WREG,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged.				
Statu	us Affected:	None					
Enco	oding:	0000	0000 00	01 000s			
Description:		Return fro popped ar loaded int enabled b high or low enable bit of the sha STATUSS into their of WREG, S' 's' = 0, no registers of	Return from Interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting the either the high or low priority global interrupt enable bit. If 's' = 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers, WREG, STATUS and BSR. If 's' = 0, no update of these				
Wore	ds:	1					
Cycl	es:	2					
QC	cle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	No operation	No operation	Pop PC from stack Set GIEH or GIEL			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exar</u>	Example: RETFIE 1 After Interrupt						

PC	=	TOS
WREG	=	WS
BSR	=	BSRS
STATUS	=	STATUSS
GIE/GIEH, PEIE/GIEL	=	1

RETLW		Return L	Return Literal to WREG					
Synt	ax:	[label]	RETLW	k				
Ope	rands:	$0 \le k \le 25$	55					
Ope	ration:	k → W, (TOS) → PCLATU,	$k \rightarrow W$, (TOS) \rightarrow PC, PCLATU, PCLATH are unchanged					
Statu	us Affected:	None						
Enco	oding:	0000	1100	kk	kk	kkkk		
Description:		W is load 'k'. The pr from the t address). (PCLATH	W is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged.					
Wor	ds:	1						
Cycl	es:	2						
QC	vcle Activity:							
	Q1	Q2	Q3			Q4		
	Decode	Read literal 'k'	Proces Data	SS :	Pop stack W	PC from , write to /REG		
	No	No	No			No		
operation		operation	operati	on	ope	eration		
Example: CALL TABLE ; WREG contains table ; offset value : WREG now has								

CALL TABLE	; WREG contains t ; offset value ; WREG now has ; table value
:	
TABLE	
ADDWF PCL	; WREG = offset
RETLW k0	; Begin table
RETLW k1	;
:	
:	
RETLW kn	; End of table

Before Instruction

```
WREG = 07h
```

```
After Instruction
```

```
WREG = value of kn
```

TBL	RD	Table Read	ł						
Synt	ax:	[label]	[<i>label</i>] TBLRD (*; *+; *-; +*)						
Ope	rands:	None							
Ope	ration:	if TBLRD *, (Prog Mem (TBLPTR)) \rightarrow TABLAT; TBLPTR - No Change; if TBLRD *+, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) +1 \rightarrow TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) -1 \rightarrow TBLPTR; if TBLRD +*, (TBLPTR) +1 \rightarrow TBLPTR; (Prog Mem (TBLPTR)) \rightarrow TABLAT;							
Statu	us Affected	: None							
Enco	oding:	0000	0000	0000	10nn nn=0 * =1 *+ =2 *- =3 +*				
		called Table The TBLPT each byte i TBLPTR ha TBLPT	called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2 Mbyte address range. TBLPTR[0] = 0: Least Significant Byte of Program Mamari Word						
		TBLPT	R[0] = 1:	I: Most Significant Byte of Program Memory Word					
		The TBLRD value of TB	instructio	n can me follows:	odify the				
		 no chang post-incr post-dec pre-incre 	 no change post-increment post-decrement pre-increment 						
Words:		1	1						
Cycles:		2							
QC	cle Activity	/:							
	Q1	Q2	Q3	Q	4				
	Decode	No	No	N	0				
	No	operation	operation	opera					
	operation	operation (Read	operation	opera (Wr	ation				

TBLRD (Cont.)

Example 1:	TBLRD	*+	;	
Before Instruc TABLAT TBLPTR MEMORY(tion (00A356h)		= = =	55h 00A356h 34h
After Instructio TABLAT TBLPTR	on		= =	34h 00A357h
Example 2:	TBLRD	+*	;	
Before Instruc TABLAT TBLPTR MEMORY(MEMORY(tion 01A357h) 01A358h)		= = =	0AAh 01A357h 12h 34h
After Instructic TABLAT TBLPTR	on		=	34h 01A358h

(Read Program

Memory)

TABLAT)





TABLE 22-10:	TIMER0 AND	TIMER1 EXTERNAL	CLOCK REQUIREMENTS
--------------	------------	------------------------	---------------------------

Param No.	Symbol	Characteris		tic Min		Max	Units	Conditions	
40	Tt0H	T0CKI High Pulse Width		No Prescaler	0.5TCY + 20	—	ns		
				With Prescaler	10	_	ns	h	
41	41 TtOL TOCKI Lov		ow Pulse Width	No Prescaler	0.5TCY + 20	—	ns		
				With Prescaler	10 -		ns)		
42	Tt0P T0CKI Period		Period	No Prescaler	Tcy + 10	_/ /	ns ¹		
				With Prescaler	Greater of:	$\setminus - \setminus$	(ns)	N≧ prescale value	
					20 ns or <u>Tcy + 40</u>			(1, 2, 4,, 256)	
45	Tt1H	T1CKI High Time	Synchronous, no	o prescaler	0.5TEY + 20	(— `	ns		
			Synchronous,	PIC18C601/801	\ \ 10 \ \	_	ns		
			with prescaler	PIC18LC601/801	$\langle \rangle 25 \sim$	—	ns		
			Asynchronous	PIC18C601/801	30	—	ns		
			<	PIC18LC601/801	50	—	ns		
46	Tt1L	T1CKI	Synchronous, no	o prescaler	0.5TCY + 5	—	ns		
		Low	Synchronous,	PIC18C601/801	10	—	ns		
		Time	with prescaler	PIC18LC601/801	25	—	ns		
		\leq	Asynchronous	PIC18C601/801	30	—	ns		
		\square		PIC18LC601/801	TBD	TBD	ns		
47	Tt1P 🤇 🤇	TICK	Synchronous		Greater of:	—	ns	N = prescale value	
	\sum	input period			20 ns or <u>Tcy + 40</u> N			(1, 2, 4, 8)	
	\bigvee	\square	Asynchronous		60		ns		
	Ft	T1CKI o	scillator input free	quency range	DC	50	kHz		
48	Toke2tmrl	Delay from external T1CKI clock edge to timer increment		2Tosc	7Tosc	—			



FIGURE 22-15: EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)

TABLE 22-14: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING (CKE = 0))

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions	
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input	Тсү		ns		
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	$\left \right $	ns	
71A		(Slave mode)	Single Byte	40 <	$\langle \langle \langle \rangle \rangle$) n <u>ls</u>	(Note 1)
72	TscL	SCK input low time	Continuous	1.25Tcr+30	$ \left\{ \right\} $	ns	~
72A		(Slave mode)	Single Byte	40	Ţ	\ ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to S		>	ns		
73A	Тв2в	Last clock edge of Byte1 to the 1st	1.5TcX + 40	-	ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SC	100		ns		
75	TdoR	SDO data output rise time	PIC186601/801		25	ns	
			RIC 18LC 601/801		45	ns	
76	TdoF	SDO data output fall time	_	25	ns		
77	TssH2doZ	SS1 to SDO output hi-impedance	10	50	ns		
78	TscR	SCK output rise time	PIC18 C 601/801		25	ns	
		(Master mode)	PIC18LC601/801		45	ns	
79	TseF	SCK output fall time (Master mod	_	25	ns		
80	TscH2doV,	SDQ data output valid after SCK	PIC18 C 601/801	_	50	ns	
	TscL2doV	edge	PIC18LC601/801		100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	—	ns	

Note 1: Requires the use of parameter # 73A.

2: Only if parameter #s 71A and 72A are used.