



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                   |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                          |
| Core Processor             | PIC                                                                                                                                                               |
| Core Size                  | 8-Bit                                                                                                                                                             |
| Speed                      | 25MHz                                                                                                                                                             |
| Connectivity               | EBI/EMI, I <sup>2</sup> C, SPI, UART/USART                                                                                                                        |
| Peripherals                | Brown-out Detect/Reset, LVD, POR, PWM, WDT                                                                                                                        |
| Number of I/O              | 26                                                                                                                                                                |
| Program Memory Size        | -                                                                                                                                                                 |
| Program Memory Type        | ROMless                                                                                                                                                           |
| EEPROM Size                | -                                                                                                                                                                 |
| RAM Size                   | 1.5K x 8                                                                                                                                                          |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V                                                                                                                                                         |
| Data Converters            | A/D 8x10b                                                                                                                                                         |
| Oscillator Type            | External                                                                                                                                                          |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                 |
| Mounting Type              | Surface Mount                                                                                                                                                     |
| Package / Case             | 68-LCC (J-Lead)                                                                                                                                                   |
| Supplier Device Package    | 68-PLCC (24.23x24.23)                                                                                                                                             |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic18lc601t-i-l">https://www.e-xfl.com/product-detail/microchip-technology/pic18lc601t-i-l</a> |

# PIC18C601/801

---

## Table of Contents

|                                                         |                                                                                   |     |
|---------------------------------------------------------|-----------------------------------------------------------------------------------|-----|
| 1.0                                                     | Device Overview .....                                                             | 9   |
| 2.0                                                     | Oscillator Configurations .....                                                   | 21  |
| 3.0                                                     | RESET .....                                                                       | 29  |
| 4.0                                                     | Memory Organization .....                                                         | 39  |
| 5.0                                                     | External Memory Interface .....                                                   | 63  |
| 6.0                                                     | Table Reads/Table Writes .....                                                    | 73  |
| 7.0                                                     | 8 X 8 Hardware Multiplier .....                                                   | 85  |
| 8.0                                                     | Interrupts .....                                                                  | 89  |
| 9.0                                                     | I/O Ports .....                                                                   | 103 |
| 10.0                                                    | Timer0 Module .....                                                               | 127 |
| 11.0                                                    | Timer1 Module .....                                                               | 130 |
| 12.0                                                    | Timer2 Module .....                                                               | 135 |
| 13.0                                                    | Timer3 Module .....                                                               | 137 |
| 14.0                                                    | Capture/Compare/PWM (CCP) Modules .....                                           | 141 |
| 15.0                                                    | Master Synchronous Serial Port (MSSP) Module .....                                | 149 |
| 16.0                                                    | Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART) ..... | 177 |
| 17.0                                                    | 10-bit Analog-to-Digital Converter (A/D) Module .....                             | 193 |
| 18.0                                                    | Low Voltage Detect .....                                                          | 203 |
| 19.0                                                    | Special Features of the CPU .....                                                 | 207 |
| 20.0                                                    | Instruction Set Summary .....                                                     | 215 |
| 21.0                                                    | Development Support .....                                                         | 259 |
| 22.0                                                    | Electrical Characteristics .....                                                  | 265 |
| 23.0                                                    | DC and AC Characteristics Graphs and Tables .....                                 | 295 |
| 24.0                                                    | Packaging Information .....                                                       | 297 |
| Appendix A: Data Sheet Revision History .....           |                                                                                   | 303 |
| Appendix B: Device Differences .....                    |                                                                                   | 303 |
| Appendix C: Device Migrations .....                     |                                                                                   | 304 |
| Appendix D: Migrating from other PICmicro Devices ..... |                                                                                   | 304 |
| Appendix E: Development Tool Version Requirements ..... |                                                                                   | 305 |
| Index .....                                             |                                                                                   | 307 |
| On-Line Support .....                                   |                                                                                   | 315 |
| Reader Response .....                                   |                                                                                   | 316 |
| Product Identification System .....                     |                                                                                   | 317 |

# PIC18C601/801

---

NOTES:

**TABLE 1-2: PINOUT I/O DESCRIPTIONS (CONTINUED)**

| Pin Name         | Pin Number |      |           |      | Pin Type | Buffer Type | Description                                                      |
|------------------|------------|------|-----------|------|----------|-------------|------------------------------------------------------------------|
|                  | PIC18C601  |      | PIC18C801 |      |          |             |                                                                  |
|                  | TQFP       | PLCC | TQFP      | PLCC |          |             |                                                                  |
| RC0/T1OSO/T13CKI | 30         | 41   | 36        | 49   | I/O      | ST          | PORTC is a bi-directional I/O port.                              |
| RC0              |            |      |           |      | O        | —           | Digital I/O.                                                     |
| T1OSO            |            |      |           |      | I        | ST          | Timer1 oscillator output.                                        |
| T13CKI           |            |      |           |      |          |             | Timer1/Timer3 external clock input.                              |
| RC1/T1OSI        | 29         | 40   | 35        | 48   | I/O      | ST          | Digital I/O.                                                     |
| RC1              |            |      |           |      | I        | CMOS        | Timer1 oscillator input.                                         |
| T1OSI            |            |      |           |      |          |             |                                                                  |
| RC2/CCP1         | 33         | 44   | 43        | 56   | I/O      | ST          | Digital I/O.                                                     |
| RC2              |            |      |           |      | I/O      | ST          | Capture1 input/Compare1 output/PWM1 output.                      |
| CCP1             |            |      |           |      |          |             |                                                                  |
| RC3/SCK/SCL      | 34         | 45   | 44        | 57   | I/O      | ST          | Digital I/O.                                                     |
| RC3              |            |      |           |      | I/O      | ST          | Synchronous serial clock input/output for SPI mode.              |
| SCK              |            |      |           |      |          |             | Synchronous serial clock input/output for I <sup>2</sup> C mode. |
| SCL              |            |      |           |      | I/O      | ST          |                                                                  |
| RC4/SDI/SDA      | 35         | 46   | 45        | 58   | I/O      | ST          | Digital I/O.                                                     |
| RC4              |            |      |           |      | I        | ST          | SPI data in.                                                     |
| SDI              |            |      |           |      | I/O      | ST          | I <sup>2</sup> C data I/O.                                       |
| SDA              |            |      |           |      |          |             |                                                                  |
| RC5/SDO          | 36         | 47   | 46        | 59   | I/O      | ST          | Digital I/O.                                                     |
| RC5              |            |      |           |      | O        | —           | SPI data out.                                                    |
| SDO              |            |      |           |      |          |             |                                                                  |
| RC6/TX/CK        | 31         | 42   | 37        | 50   | I/O      | ST          | Digital I/O.                                                     |
| RC6              |            |      |           |      | O        | —           | USART asynchronous transmit.                                     |
| TX               |            |      |           |      | I/O      | ST          | USART synchronous clock.                                         |
| CK               |            |      |           |      |          |             |                                                                  |
| RC7/RX/DT        | 32         | 43   | 38        | 51   | I/O      | ST          | Digital I/O.                                                     |
| RC7              |            |      |           |      | I        | ST          | USART asynchronous receive.                                      |
| RX               |            |      |           |      | I/O      | ST          | USART synchronous data.                                          |
| DT               |            |      |           |      |          |             |                                                                  |

Legend: TTL = TTL compatible input  
ST = Schmitt Trigger input with CMOS levels  
I = Input  
P = Power

CMOS = CMOS compatible input or output  
Analog = Analog input  
O = Output  
OD = Open Drain (no P diode to V<sub>DD</sub>)

# PIC18C601/801

**TABLE 1-2: PINOUT I/O DESCRIPTIONS (CONTINUED)**

| Pin Name                      | Pin Number |      |           |      | Pin Type | Buffer Type | Description                                            |
|-------------------------------|------------|------|-----------|------|----------|-------------|--------------------------------------------------------|
|                               | PIC18C601  |      | PIC18C801 |      |          |             |                                                        |
|                               | TQFP       | PLCC | TQFP      | PLCC |          |             |                                                        |
|                               |            |      |           |      |          |             | PORTF is a bi-directional I/O port.                    |
| RF0/AN5                       | 18         | 28   | 24        | 36   |          |             |                                                        |
| RF0                           |            |      |           |      | I/O      | ST          | Digital I/O.                                           |
| AN5                           |            |      |           |      | I        | Analog      | Analog input 5.                                        |
| RF1/AN6                       | 17         | 27   | 23        | 35   |          |             |                                                        |
| RF1                           |            |      |           |      | I/O      | ST          | Digital I/O.                                           |
| AN6                           |            |      |           |      | I        | Analog      | Analog input 6.                                        |
| RF2/AN7                       | 16         | 26   | 18        | 30   |          |             |                                                        |
| RF2                           |            |      |           |      | I/O      | ST          | Digital I/O.                                           |
| AN7                           |            |      |           |      | I        | Analog      | Analog input 7.                                        |
| RF3/ $\overline{\text{CSIO}}$ | 15         | 25   | 17        | 29   |          |             |                                                        |
| RF3                           |            |      |           |      | I/O      | ST          | Digital I/O.                                           |
| $\overline{\text{CSIO}}$      |            |      |           |      | I/O      | ST          | System bus chip select I/O.                            |
| RF4/A16                       | 14         | 24   | —         | —    |          |             |                                                        |
| RF4/ $\overline{\text{CS2}}$  | —          | —    | 16        | 28   |          |             |                                                        |
| RF4                           |            |      |           |      | I/O      | ST          | Digital I/O.                                           |
| A16                           |            |      |           |      | I/O      | TTL         | External memory address 16.                            |
| $\overline{\text{CS2}}$       |            |      |           |      | O        | TTL         | Chip select 2.                                         |
| RF5/ $\overline{\text{CS1}}$  | 13         | 23   | 15        | 27   |          |             |                                                        |
| RF5                           |            |      |           |      | I/O      | ST          | Digital I/O.                                           |
| $\overline{\text{CS1}}$       |            |      |           |      | O        | TTL         | Chip select 1.                                         |
| RF6/LB                        | 12         | 22   | 14        | 26   |          |             |                                                        |
| RF6                           |            |      |           |      | I/O      | ST          | Digital I/O.                                           |
| LB                            |            |      |           |      | O        | TTL         | Low byte select signal for external memory interface.  |
| RF7/ $\overline{\text{UB}}$   | 11         | 21   | 13        | 25   |          |             |                                                        |
| RF7                           |            |      |           |      | I/O      | ST          | Digital I/O.                                           |
| $\overline{\text{UB}}$        |            |      |           |      | O        | TTL         | High byte select signal for external memory interface. |

Legend: TTL = TTL compatible input  
ST = Schmitt Trigger input with CMOS levels  
I = Input  
P = Power

CMOS = CMOS compatible input or output  
Analog = Analog input  
O = Output  
OD = Open Drain (no P diode to VDD)

# PIC18C601/801

**TABLE 1-2: PINOUT I/O DESCRIPTIONS (CONTINUED)**

| Pin Name            | Pin Number       |                   |                  |                   | Pin Type   | Buffer Type | Description                              |
|---------------------|------------------|-------------------|------------------|-------------------|------------|-------------|------------------------------------------|
|                     | PIC18C601        |                   | PIC18C801        |                   |            |             |                                          |
|                     | TQFP             | PLCC              | TQFP             | PLCC              |            |             |                                          |
|                     |                  |                   |                  |                   |            |             | PORTJ is a bi-directional I/O port.      |
| RJ0/D0<br>RJ0<br>D0 | —                | —                 | 39               | 52                | I/O<br>I/O | ST<br>TTL   | Digital I/O.<br>System bus data bit 0.   |
| RJ1/D1<br>RJ1<br>D1 | —                | —                 | 40               | 53                | I/O<br>I/O | ST<br>TTL   | Digital I/O.<br>System bus data bit 1.   |
| RJ2/D2<br>RJ2<br>D2 | —                | —                 | 41               | 54                | I/O<br>I/O | ST<br>TTL   | Digital I/O.<br>System bus data bit 2.   |
| RJ3/D3<br>RJ3<br>D3 | —                | —                 | 42               | 55                | I/O<br>I/O | ST<br>TTL   | Digital I/O.<br>System bus data bit 3.   |
| RJ4/D4<br>RJ4<br>D4 | —                | —                 | 59               | 73                | I/O<br>I/O | ST<br>TTL   | Digital I/O.<br>System bus data bit 4.   |
| RJ5/D5<br>RJ5<br>D5 | —                | —                 | 60               | 74                | I/O<br>I/O | ST<br>TTL   | Digital I/O.<br>System bus data bit 5.   |
| RJ6/D6<br>RJ6<br>D6 | —                | —                 | 61               | 75                | I/O<br>I/O | ST<br>TTL   | Digital I/O.<br>System bus data bit 6.   |
| RJ7/D7<br>RJ7<br>D7 | —                | —                 | 62               | 76                | I/O<br>I/O | ST<br>TTL   | Digital I/O.<br>System bus data bit 7.   |
| Vss                 | 9, 25,<br>41, 56 | 19, 36,<br>53, 68 | 11,31,<br>51, 70 | 23, 44,<br>65, 84 | P          | —           | Ground reference for logic and I/O pins. |
| Vdd                 | 10,26,<br>38, 57 | 2, 20,<br>37, 49  | 12,32,<br>48, 71 | 2, 24,<br>45, 61  | P          | —           | Positive supply for logic and I/O pins.  |
| Avss                | 20               | 30                | 26               | 38                | P          | —           | Ground reference for analog modules.     |
| Avdd                | 19               | 29                | 25               | 37                | P          | —           | Positive supply for analog modules.      |

Legend: TTL = TTL compatible input  
ST = Schmitt Trigger input with CMOS levels  
I = Input  
P = Power

CMOS = CMOS compatible input or output  
Analog = Analog input  
O = Output  
OD = Open Drain (no P diode to VDD)

**FIGURE 4-9: SPECIAL FUNCTION REGISTER MAP**

|      |          |      |          |      |          |      |        |
|------|----------|------|----------|------|----------|------|--------|
| FFFh | TOSU     | FDFh | INDF2    | FBFh | CCPR1H   | F9Fh | IPR1   |
| FFEh | TOSH     | FDEh | POSTINC2 | FBEh | CCPR1L   | F9Eh | PIR1   |
| FFDh | TOSL     | FDDh | POSTDEC2 | FBDh | CCP1CON  | F9Dh | PIE1   |
| FFCh | STKPTR   | FDCh | PREINC2  | FBCh | CCPR2H   | F9Ch | MEMCON |
| FFBh | PCLATU   | FDBh | PLUSW2   | FBbH | CCPR2L   | F9Bh | —      |
| FFAh | PCLATH   | FDAh | FSR2H    | FBAh | CCP2CON  | F9Ah | TRISJ  |
| FF9h | PCL      | FD9h | FSR2L    | FB9h | Reserved | F99h | TRISH  |
| FF8h | TBLPTRU  | FD8h | STATUS   | FB8h | Reserved | F98h | TRISG  |
| FF7h | TBLPTRH  | FD7h | TMR0H    | FB7h | Reserved | F97h | TRISF  |
| FF6h | TBLPTRL  | FD6h | TMR0L    | FB6h | —        | F96h | TRISE  |
| FF5h | TABLAT   | FD5h | T0CON    | FB5h | —        | F95h | TRISD  |
| FF4h | PRODH    | FD4h | Reserved | FB4h | —        | F94h | TRISC  |
| FF3h | PRODL    | FD3h | OSCCON   | FB3h | TMR3H    | F93h | TRISB  |
| FF2h | INTCON   | FD2h | LVDCON   | FB2h | TMR3L    | F92h | TRISA  |
| FF1h | INTCON2  | FD1h | WDTCN    | FB1h | T3CON    | F91h | LATJ   |
| FF0h | INTCON3  | FD0h | RCON     | FB0h | PSPCON   | F90h | LATH   |
| FEFh | INDF0    | FCFh | TMR1H    | FAFh | SPBRG    | F8Fh | LATG   |
| FEEh | POSTINC0 | FCEh | TMR1L    | FAEh | RCREG    | F8Eh | LATF   |
| FEDh | POSTDEC0 | FCDh | T1CON    | FADh | TXREG    | F8Dh | LATE   |
| FECh | PREINC0  | FCCh | TMR2     | FACH | TXSTA    | F8Ch | LATD   |
| FEBh | PLUSW0   | FCBh | PR2      | FABh | RCSTA    | F8Bh | LATC   |
| FEAh | FSR0H    | FCAh | T2CON    | FAAh | —        | F8Ah | LATB   |
| FE9h | FSR0L    | FC9h | SSPBUF   | FA9h | —        | F89h | LATA   |
| FE8h | WREG     | FC8h | SSPADD   | FA8h | —        | F88h | PORTJ  |
| FE7h | INDF1    | FC7h | SSPSTAT  | FA7h | CSEL2    | F87h | PORTH  |
| FE6h | POSTINC1 | FC6h | SSPCON1  | FA6h | CSELIO   | F86h | PORTG  |
| FE5h | POSTDEC1 | FC5h | SSPCON2  | FA5h | —        | F85h | PORTF  |
| FE4h | PREINC1  | FC4h | ADRESH   | FA4h | —        | F84h | PORTE  |
| FE3h | PLUSW1   | FC3h | ADRESL   | FA3h | —        | F83h | PORTD  |
| FE2h | FSR1H    | FC2h | ADCON0   | FA2h | IPR2     | F82h | PORTC  |
| FE1h | FSR1L    | FC1h | ADCON1   | FA1h | PIR2     | F81h | PORTB  |
| FE0h | BSR      | FC0h | ADCON2   | FA0h | PIE2     | F80h | PORTA  |

# PIC18C601/801

## 8.1.2 PIR REGISTERS

The Peripheral Interrupt Request (PIR) registers contain the individual flag bits for the peripheral interrupts (Register 8-5). There are two Peripheral Interrupt Request (Flag) registers (PIR1, PIR2).

**Note 1:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit, GIE (INTCON register).

**2:** User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt, and after servicing that interrupt.

## 8.1.3 PIE REGISTERS

The Peripheral Interrupt Enable (PIE) registers contain the individual enable bits for the peripheral interrupts (Register 8-6). There are two Peripheral Interrupt Enable registers (PIE1, PIE2). When IPEN is clear, the PEIE bit must be set to enable any of these peripheral interrupts.

## 8.1.4 IPR REGISTERS

The Interrupt Priority (IPR) registers contain the individual priority bits for the peripheral interrupts (Register 8-9). There are two Peripheral Interrupt Priority registers (IPR1, IPR2). The operation of the priority bits requires that the Interrupt Priority Enable bit (IPEN) be set.

## 8.1.5 RCON REGISTER

The Reset Control (RCON) register contains the bit that is used to enable prioritized interrupts (IPEN).

### REGISTER 8-4: RCON REGISTER

| R/W-0 | U-0 | U-0 | R/W-1           | R/W-1           | R/W-1           | R/W-0            | U-0 |
|-------|-----|-----|-----------------|-----------------|-----------------|------------------|-----|
| IPEN  | r   | —   | $\overline{RI}$ | $\overline{TO}$ | $\overline{PD}$ | $\overline{POR}$ | r   |

bit 7

bit 0

bit 7 **IPEN:** Interrupt Priority Enable bit

1 = Enable priority levels on interrupts

0 = Disable priority levels on interrupts (16CXXX compatibility mode)

bit 6 **Reserved:** Maintain as '0'

bit 5 **Unimplemented:** Read as '0'

bit 4  **$\overline{RI}$ :** RESET Instruction Flag bit

For details of bit operation, see Register 4-4

bit 3  **$\overline{TO}$ :** Watchdog Time-out Flag bit

For details of bit operation, see Register 4-4

bit 2  **$\overline{PD}$ :** Power-down Detection Flag bit

For details of bit operation, see Register 4-4

bit 1  **$\overline{POR}$ :** Power-on Reset Status bit

For details of bit operation, see Register 4-4

bit 0 **Reserved:** Maintain as '0'

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

---

**Note 1:** Upon RESET, Timer0 is enabled in 8-bit mode with clock input from T0CKI max. prescale.

**Note 2:** I/O pins have diode protection to V<sub>DD</sub> and V<sub>SS</sub>.

**Note 1:** Upon RESET, Timer0 is enabled in 8-bit mode with clock input from T0CKI max. prescale.

**Note 2:** I/O pins have diode protection to V<sub>DD</sub> and V<sub>SS</sub>.

## 14.0 CAPTURE/COMPARE/PWM (CCP) MODULES

Each CCP (Capture/Compare/PWM) module contains a 16-bit register that can operate as a 16-bit capture register, as a 16-bit compare register, or as a PWM Duty Cycle register. Table 14-1 shows the timer resources of the CCP module modes.

The operation of CCP1 is identical to that of CCP2, with the exception of the special event trigger. Therefore, operation of a CCP module in the following sections is described, with respect to CCP1.

Table 14-2 shows the interaction of the CCP modules.

Register 14-1 shows the CCPx Control registers (CCPxCON). For the CCP1 module, the register is called CCP1CON and for the CCP2 module, the register is called CCP2CON.

**REGISTER 14-1: CCP1CON REGISTER  
CCP2CON REGISTER**

|         |       |     |       |       |        |        |        |        |
|---------|-------|-----|-------|-------|--------|--------|--------|--------|
|         | U-0   | U-0 | R/W-0 | R/W-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0  |
| CCP1CON | —     | —   | DC1B1 | DC1B0 | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 |
|         | bit 7 |     | bit 0 |       |        |        |        |        |
|         | U-0   | U-0 | R/W-0 | R/W-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0  |
| CCP2CON | —     | —   | DC2B1 | DC2B0 | CCP2M3 | CCP2M2 | CCP2M1 | CCP2M0 |
|         | bit 7 |     | bit 0 |       |        |        |        |        |

bit 7-6 **Unimplemented:** Read as '0'

bit 5-4 **DCxB1:DCxB0:** PWM Duty Cycle bit1 and bit0

Capture mode:

Unused

Compare mode:

Unused

PWM mode:

These bits are the two LSbs (bit1 and bit0) of the 10-bit PWM duty cycle. The upper eight bits (DCx9:DCx2) of the duty cycle are found in CCPRxL.

bit 3-0 **CCPxM3:CCPxM0:** CCPx Mode Select bits

0000 = Capture/Compare/PWM off (resets CCPx module)

0001 = Reserved

0010 = Compare mode, toggle output on match (CCPxIF bit is set)

0011 = Reserved

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode,

Initialize CCP pin Low, on compare match force CCP pin High (CCPIF bit is set)

1001 = Compare mode,

Initialize CCP pin High, on compare match force CCP pin Low (CCPIF bit is set)

1010 = Compare mode,

Generate software interrupt on compare match  
(CCPIF bit is set, CCP pin is unaffected)

1011 = Compare mode,

Trigger special event (CCPIF bit is set, reset TMR1 or TMR3)

11xx = PWM mode

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

## REGISTER 15-2: SSPCON1 REGISTER


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL  | SSPOV | SSPEN | CKP   | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

- bit 7 **WCOL:** Write Collision Detect bit  
**Master mode:**  
 1 = A write to the SSPBUF register was attempted while the I<sup>2</sup>C conditions were not valid for a transmission to be started  
 0 = No collision  
**Slave mode:**  
 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)  
 0 = No collision
- bit 6 **SSPOV:** Receive Overflow Indicator bit  
**In SPI mode:**  
 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. In Slave mode, the user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register. (Must be cleared in software.)  
 0 = No overflow  
**In I<sup>2</sup>C mode:**  
 1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in Transmit mode. (Must be cleared in software.)  
 0 = No overflow
- bit 5 **SSPEN:** Synchronous Serial Port Enable bit  
 In both modes, when enabled, these pins must be properly configured as input or output.  
**In SPI mode:**  
 1 = Enables serial port and configures SCK, SDO, SDI, and  $\overline{SS}$  as the source of the serial port pins  
 0 = Disables serial port and configures these pins as I/O port pins  
**In I<sup>2</sup>C mode:**  
 1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins  
 0 = Disables serial port and configures these pins as I/O port pins
- bit 4 **CKP:** Clock Polarity Select bit  
**In SPI mode:**  
 1 = Idle state for clock is a high level  
 0 = Idle state for clock is a low level  
**In I<sup>2</sup>C Slave mode:**  
 SCK release control  
 1 = Enable clock  
 0 = Holds clock low (clock stretch). (Used to ensure data setup time.)  
**In I<sup>2</sup>C Master mode:**  
 Unused in this mode
- bit 3 - 0 **SSPM3:SSPM0:** Synchronous Serial Port Mode Select bits  
 0000 = SPI Master mode, clock = Fosc/4  
 0001 = SPI Master mode, clock = Fosc/16  
 0010 = SPI Master mode, clock = Fosc/64  
 0011 = SPI Master mode, clock = TMR2 output/2  
 0100 = SPI Slave mode, clock = SCK pin.  $\overline{SS}$  pin control enabled.  
 0101 = SPI Slave mode, clock = SCK pin.  $\overline{SS}$  pin control disabled.  $\overline{SS}$  can be used as I/O pin.  
 0110 = I<sup>2</sup>C Slave mode, 7-bit address  
 0111 = I<sup>2</sup>C Slave mode, 10-bit address  
 1000 = I<sup>2</sup>C Master mode, clock = Fosc / (4 \* (SSPADD+1) )  
 1001 = Reserved  
 1010 = Reserved  
 1011 = I<sup>2</sup>C firmware controlled Master mode (Slave idle)  
 1100 = Reserved  
 1101 = Reserved  
 1110 = I<sup>2</sup>C Slave mode, 7-bit address with START and STOP bit interrupts enabled  
 1111 = I<sup>2</sup>C Slave mode, 10-bit address with START and STOP bit interrupts enabled


### Legend:

|                    |                  |                                              |
|--------------------|------------------|----------------------------------------------|
| R = Readable bit   | W = Writable bit | U = Unimplemented bit, read as '0'           |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared      x = Bit is unknown |


**FIGURE 15-7: I<sup>2</sup>C SLAVE MODE WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)**



**FIGURE 15-8: I<sup>2</sup>C SLAVE MODE WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)**



**FIGURE 15-12: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION**



## 15.4.6 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a START condition, the user sets the START Condition Enable (SEN) bit (SSPCON2 register). If the SDA and SCL pins are sampled high, the baud rate generator is re-loaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the baud rate generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high, is the START condition, and causes the S bit (SSPSTAT register) to be set. Following this, the baud rate generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the baud rate generator times out (TBRG), the SEN bit (SSPCON2 register) will be automatically cleared by hardware, the baud rate generator is suspended leaving the SDA line held low and the START condition is complete.


**Note:** If at the beginning of the START condition, the SDA and SCL pins are already sampled low, or if during the START condition the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag BCLIF is set, the START condition is aborted, and the I<sup>2</sup>C module is reset into its IDLE state.

### 15.4.6.1 WCOL Status Flag

If the user writes the SSPBUF when a START sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

**Note:** Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the START condition is complete.

**FIGURE 15-13: FIRST START BIT TIMING**



# PIC18C601/801

## 15.4.10 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence enable bit, ACKEN (SSPCON2 register). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge Data bit (ACKDT) is presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The baud rate generator then counts for one rollover period (TBRG) and the SCL pin is de-asserted (pulled high). When the SCL pin is sampled high (clock arbitration), the baud rate generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the baud rate generator is turned off and the MSSP module then goes into IDLE mode (Figure 15-17).

### 15.4.10.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).


## 15.4.11 STOP CONDITION TIMING

A STOP bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPCON2 register). At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the baud rate generator is reloaded and counts down to 0. When the baud rate generator times out, the SCL pin will be brought high, and one TBRG (baud rate generator rollover count) later, the SDA pin will be de-asserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT register) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 15-18).


### 15.4.11.1 WCOL Status Flag

If the user writes the SSPBUF when a STOP sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

**FIGURE 15-17: ACKNOWLEDGE SEQUENCE WAVEFORM**



**FIGURE 15-18: STOP CONDITION RECEIVE OR TRANSMIT MODE**



**TABLE 16-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)**

| BAUD RATE (Kbps) | Fosc = 25 MHz |         |                       | 20 MHz |         |                       |
|------------------|---------------|---------|-----------------------|--------|---------|-----------------------|
|                  | KBAUD         | % ERROR | SPBRG value (decimal) | KBAUD  | % ERROR | SPBRG value (decimal) |
| 0.3              | NA            | -       |                       | NA     | -       |                       |
| 1.2              | NA            | -       | -                     | NA     | -       | -                     |
| 2.4              | 2.40          | -0.15   | 162                   | 2.40   | +0.16   | 129                   |
| 9.6              | 9.53          | -0.76   | 40                    | 9.47   | -1.36   | 32                    |
| 19.2             | 19.53         | +1.73   | 19                    | 19.53  | +1.73   | 15                    |
| 76.8             | 78.13         | +1.73   | 4                     | 78.13  | +1.73   | 3                     |
| 96               | 97.66         | +1.73   | 3                     | NA     | -       | -                     |
| 300              | NA            | -       | -                     | 312.50 | +4.17   | 0                     |
| 500              | NA            | -       | -                     | NA     | -       | -                     |
| HIGH             | 390.63        | -       | 0                     | 312.50 | -       | 0                     |
| LOW              | 1.53          | -       | 255                   | 1.22   | -       | 255                   |

| BAUD RATE (Kbps) | Fosc = 16 MHz |         |                       | 10 MHz |         |                       | 7.15909 MHz |         |                       | 5.0688 MHz |         |                       |
|------------------|---------------|---------|-----------------------|--------|---------|-----------------------|-------------|---------|-----------------------|------------|---------|-----------------------|
|                  | KBAUD         | % ERROR | SPBRG value (decimal) | KBAUD  | % ERROR | SPBRG value (decimal) | KBAUD       | % ERROR | SPBRG value (decimal) | KBAUD      | % ERROR | SPBRG value (decimal) |
| 0.3              | NA            | -       |                       | NA     | -       |                       | NA          | -       |                       | NA         | -       |                       |
| 1.2              | 1.20          | +0.16   | 207                   | 1.20   | +0.16   | 129                   | 1.20        | +0.23   | 92                    | 1.20       | 0       | 65                    |
| 2.4              | 2.40          | +0.16   | 103                   | 2.40   | +0.16   | 64                    | 2.38        | -0.83   | 46                    | 2.40       | 0       | 32                    |
| 9.6              | 9.62          | +0.16   | 25                    | 9.77   | +1.73   | 15                    | 9.32        | -2.90   | 11                    | 9.90       | +3.13   | 7                     |
| 19.2             | 19.23         | +0.16   | 12                    | 19.53  | +1.73   | 7                     | 18.64       | -2.90   | 5                     | 19.80      | +3.13   | 3                     |
| 76.8             | NA            | -       | -                     | 78.13  | +1.73   | 1                     | NA          | -       | -                     | 79.20      | +3.13   | 0                     |
| 96               | NA            | -       | -                     | NA     | -       | -                     | NA          | -       | -                     | NA         | -       | -                     |
| 300              | NA            | -       | -                     | NA     | -       | -                     | NA          | -       | -                     | NA         | -       | -                     |
| 500              | NA            | -       | -                     | NA     | -       | -                     | NA          | -       | -                     | NA         | -       | -                     |
| HIGH             | 250           | -       | 0                     | 156.25 | -       | 0                     | 111.86      | -       | 0                     | 79.20      | -       | 0                     |
| LOW              | 0.98          | -       | 255                   | 0.61   | -       | 255                   | 0.44        | -       | 255                   | 0.31       | -       | 255                   |

| BAUD RATE (Kbps) | Fosc = 4 MHz |         |                       | 3.579545 MHz |         |                       | 1 MHz |         |                       | 32.768 kHz |         |                       |
|------------------|--------------|---------|-----------------------|--------------|---------|-----------------------|-------|---------|-----------------------|------------|---------|-----------------------|
|                  | KBAUD        | % ERROR | SPBRG value (decimal) | KBAUD        | % ERROR | SPBRG value (decimal) | KBAUD | % ERROR | SPBRG value (decimal) | KBAUD      | % ERROR | SPBRG value (decimal) |
| 0.3              | 0.30         | -0.16   |                       | 0.30         | +0.23   |                       | 0.30  | +0.16   |                       | NA         | -       |                       |
| 1.2              | 1.20         | +1.67   | 51                    | 1.19         | -0.83   | 46                    | 1.20  | +0.16   | 12                    | NA         | -       | -                     |
| 2.4              | 2.40         | +1.67   | 25                    | 2.43         | +1.32   | 22                    | NA    | -       | -                     | NA         | -       | -                     |
| 9.6              | NA           | -       | -                     | 9.32         | -2.90   | 5                     | NA    | -       | -                     | NA         | -       | -                     |
| 19.2             | NA           | -       | -                     | 18.64        | -2.90   | 2                     | NA    | -       | -                     | NA         | -       | -                     |
| 76.8             | NA           | -       | -                     | NA           | -       | -                     | NA    | -       | -                     | NA         | -       | -                     |
| 96               | NA           | -       | -                     | NA           | -       | -                     | NA    | -       | -                     | NA         | -       | -                     |
| 300              | NA           | -       | -                     | NA           | -       | -                     | NA    | -       | -                     | NA         | -       | -                     |
| 500              | NA           | -       | -                     | NA           | -       | -                     | NA    | -       | -                     | NA         | -       | -                     |
| HIGH             | 62.50        | -       | 0                     | 55.93        | -       | 0                     | 15.63 | -       | 0                     | 0.51       | -       | 0                     |
| LOW              | 0.24         | -       | 255                   | 0.22         | -       | 255                   | 0.06  | -       | 255                   | 0.002      | -       | 255                   |

## 16.4 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode, in that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA register).

### 16.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical, except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- The first word will immediately transfer to the TSR register and transmit.
- The second word will remain in TXREG register.
- Flag bit TXIF will not be set.
- When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will be set.
- If enable bit TXIE is set, the interrupt will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.

When setting up a Synchronous Slave Transmission, follow these steps:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- Clear bits CREN and SREN.
- If interrupts are desired, set enable bit TXIE.
- If 9-bit transmission is desired, set bit TX9.
- Enable the transmission by setting enable bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Start transmission by loading data to the TXREG register.

### 16.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the SLEEP mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register, and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.

When setting up a Synchronous Slave Reception, follow these steps:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- If interrupts are desired, set enable bit RCIE.
- If 9-bit reception is desired, set bit RX9.
- To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete. An interrupt will be generated if enable bit RCIE was set.
- Read the RCSR register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing bit CREN.

**TABLE 16-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION**

| Name   | Bit 7                        | Bit 6     | Bit 5  | Bit 4  | Bit 3 | Bit 2  | Bit 1  | Bit 0  | Value on POR, BOR | Value on all other RESETS |
|--------|------------------------------|-----------|--------|--------|-------|--------|--------|--------|-------------------|---------------------------|
| INTCON | GIE/GIEH                     | PEIE/GIEL | TMR0IE | INT0IE | RBIE  | TMR0IF | INT0IF | RBIF   | 0000 000x         | 0000 000u                 |
| PIR1   | —                            | ADIF      | RCIF   | TXIF   | SSPIF | CCP1IF | TMR2IF | TMR1IF | -000 0000         | -000 0000                 |
| PIE1   | —                            | ADIE      | RCIE   | TXIE   | SSPIE | CCP1IE | TMR2IE | TMR1IE | -000 0000         | -000 0000                 |
| IPR1   | —                            | ADIP      | RCIP   | TXIP   | SSPIP | CCP1IP | TMR2IP | TMR1IP | -000 0000         | -000 0000                 |
| RCSTA  | SPEN                         | RX9       | SREN   | CREN   | —     | FERR   | OERR   | RX9D   | 0000 -00x         | 0000 -00x                 |
| TXREG  | USART Transmit Register      |           |        |        |       |        |        |        | 0000 0000         | 0000 0000                 |
| TXSTA  | CSRC                         | TX9       | TXEN   | SYNC   | ADDEN | BRGH   | TRMT   | TX9D   | 0000 0010         | 0000 0010                 |
| SPBRG  | Baud Rate Generator Register |           |        |        |       |        |        |        | 0000 0000         | 0000 0000                 |

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for Synchronous Slave Transmission.

TABLE 21-1: DEVELOPMENT TOOLS FROM MICROCHIP

| Software Tools                                    | PIC12CXXX | PIC14000 | PIC16C5X | PIC16C6X | PIC16CXXX | PIC16F62X | PIC16C7X | PIC16C7XX | PIC16C8X | PIC16F8XX | PIC16C9XX | PIC17C4X | PIC17C7XX | PIC18CXX2 | 24CXX/<br>25CXX/<br>93CXX | HC5XX | MCRF-XXX | MCP2510 |
|---------------------------------------------------|-----------|----------|----------|----------|-----------|-----------|----------|-----------|----------|-----------|-----------|----------|-----------|-----------|---------------------------|-------|----------|---------|
| MPLAB® Integrated Development Environment         | ✓         | ✓        | ✓        | ✓        | ✓         | ✓         | ✓        | ✓         | ✓        | ✓         | ✓         | ✓        | ✓         | ✓         |                           |       |          | ✓       |
| MPLAB® C17 C Compiler                             |           |          |          |          |           |           |          |           |          |           |           | ✓        | ✓         | ✓         |                           |       |          |         |
| MPLAB® C18 C Compiler                             |           |          |          |          |           |           |          |           |          |           |           |          |           |           |                           | ✓     |          |         |
| MPASM™ Assembler/<br>MPLINK™ Object Linker        | ✓         | ✓        | ✓        | ✓        | ✓         | ✓         | ✓        | ✓         | ✓        | ✓         | ✓         | ✓        | ✓         | ✓         | ✓                         |       |          |         |
| MPLAB® ICE In-Circuit Emulator                    | ✓         | ✓        | ✓        | ✓        | ✓         | ✓**       | ✓        | ✓         | ✓        | ✓         | ✓         | ✓        | ✓         | ✓         |                           |       |          |         |
| ICEPIC™ In-Circuit Emulator                       | ✓         |          | ✓        | ✓        | ✓         |           | ✓        | ✓         | ✓        |           | ✓         |          |           |           |                           |       |          |         |
| MPLAB® ICD In-Circuit Debugger                    |           |          |          | ✓*       |           |           | ✓*       |           |          | ✓         |           |          |           |           |                           |       |          |         |
| PICSTART® Plus Entry Level Development Programmer | ✓         | ✓        | ✓        | ✓        | ✓         | ✓**       | ✓        | ✓         | ✓        | ✓         | ✓         | ✓        | ✓         | ✓         |                           |       |          |         |
| PRO MATE® II Universal Device Programmer          | ✓         | ✓        | ✓        | ✓        | ✓         | ✓**       | ✓        | ✓         | ✓        | ✓         | ✓         | ✓        | ✓         | ✓         | ✓                         |       |          |         |
| PICDEM™ 1 Demonstration Board                     |           |          | ✓        |          | ✓         |           | †        |           | ✓        |           |           | ✓        |           |           |                           |       |          |         |
| PICDEM™ 2 Demonstration Board                     |           |          |          | †        |           |           | †        |           |          |           |           |          |           | ✓         |                           |       |          |         |
| PICDEM™ 3 Demonstration Board                     |           |          |          |          |           |           |          |           |          |           | ✓         |          |           |           |                           |       |          |         |
| PICDEM™ 14A Demonstration Board                   |           | ✓        |          |          |           |           |          |           |          |           |           |          |           |           |                           |       |          |         |
| PICDEM™ 17 Demonstration Board                    |           |          |          |          |           |           |          |           |          |           |           |          | ✓         |           |                           |       |          |         |
| KEELOQ® Evaluation Kit                            |           |          |          |          |           |           |          |           |          |           |           |          |           |           |                           | ✓     |          |         |
| KEELOQ® Transponder Kit                           |           |          |          |          |           |           |          |           |          |           |           |          |           |           |                           | ✓     |          |         |
| microID™ Programmer's Kit                         |           |          |          |          |           |           |          |           |          |           |           |          |           |           |                           |       | ✓        |         |
| 125 kHz microID™ Developer's Kit                  |           |          |          |          |           |           |          |           |          |           |           |          |           |           |                           |       | ✓        |         |
| 125 kHz Anticollision microID™ Developer's Kit    |           |          |          |          |           |           |          |           |          |           |           |          |           |           |                           |       | ✓        |         |
| 13.56 MHz Anticollision microID™ Developer's Kit  |           |          |          |          |           |           |          |           |          |           |           |          |           |           |                           |       | ✓        |         |
| MCP2510 CAN Developer's Kit                       |           |          |          |          |           |           |          |           |          |           |           |          |           |           |                           |       | ✓        | ✓       |

\* Contact the Microchip Technology Inc. web site at [www.microchip.com](http://www.microchip.com) for information on how to use the MPLAB® ICD In-Circuit Debugger (DV164001) with PIC16C62, 63, 64, 65, 72, 73, 74, 76, 77.

\*\* Contact Microchip Technology Inc. for availability date.

† Development tool is available on select devices.

# PIC18C601/801

## 22.1 DC Characteristics (Continued)

| PIC18LC601/801<br>(Industrial)          |                 |                                       | Standard Operating Conditions (unless otherwise stated)<br>Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial                                                                          |     |     |       |                                                                          |
|-----------------------------------------|-----------------|---------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----|-------|--------------------------------------------------------------------------|
| PIC18C601/801<br>(Industrial, Extended) |                 |                                       | Standard Operating Conditions (unless otherwise stated)<br>Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial<br>$-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended |     |     |       |                                                                          |
| Param No.                               | Symbol          | Characteristic/<br>Device             | Min                                                                                                                                                                                                                              | Typ | Max | Units | Conditions                                                               |
| D010                                    | I <sub>DD</sub> | <b>Supply Current<sup>(2,4)</sup></b> |                                                                                                                                                                                                                                  |     |     |       |                                                                          |
|                                         |                 | PIC18LC601/801                        | —                                                                                                                                                                                                                                | TBD | TBD | mA    | RC osc option<br>F <sub>OSC</sub> = 4 MHz, V <sub>DD</sub> = 2.5V        |
| D010                                    |                 | PIC18C601/801                         | —                                                                                                                                                                                                                                | TBD | TBD | mA    | RC osc options<br>F <sub>OSC</sub> = 4 MHz, V <sub>DD</sub> = 4.2V       |
| D010A                                   |                 | PIC18LC601/801                        | —                                                                                                                                                                                                                                | TBD | TBD | μA    | LP osc option<br>F <sub>OSC</sub> = 32 kHz, V <sub>DD</sub> = 2.5V       |
| D010A                                   |                 | PIC18C601/801                         | —                                                                                                                                                                                                                                | TBD | TBD | μA    | LP osc option<br>F <sub>OSC</sub> = 32 kHz, V <sub>DD</sub> = 4.2V       |
| D010C                                   |                 | PIC18LC601/801                        | —                                                                                                                                                                                                                                | TBD | 45  | mA    | EC osc option,<br>F <sub>OSC</sub> = 25 MHz, V <sub>DD</sub> = 5.5V      |
| D010C                                   |                 | PIC18C601/801                         | —                                                                                                                                                                                                                                | —   | 45  | mA    | EC osc option,<br>F <sub>OSC</sub> = 25 MHz, V <sub>DD</sub> = 5.5V      |
| D013                                    |                 | PIC18LC601/801                        | —                                                                                                                                                                                                                                | —   | TBD | mA    | HS osc options<br>F <sub>OSC</sub> = 6 MHz, V <sub>DD</sub> = 2.5V       |
|                                         |                 |                                       | —                                                                                                                                                                                                                                | —   | 50  | mA    | F <sub>OSC</sub> = 25 MHz, V <sub>DD</sub> = 5.5V                        |
|                                         |                 |                                       | —                                                                                                                                                                                                                                | —   | 50  | mA    | HS + PLL osc option<br>F <sub>OSC</sub> = 10 MHz, V <sub>DD</sub> = 5.5V |
| D013                                    |                 | PIC18C601/801                         | —                                                                                                                                                                                                                                | —   | 50  | mA    | HS osc option<br>F <sub>OSC</sub> = 25 MHz, V <sub>DD</sub> = 5.5V       |
|                                         |                 |                                       | —                                                                                                                                                                                                                                | —   | 50  | mA    | HS + PLL osc option<br>F <sub>OSC</sub> = 10 MHz, V <sub>DD</sub> = 5.5V |
| D014                                    |                 | PIC18LC601/801                        | —                                                                                                                                                                                                                                | —   | 48  | μA    | Timer1 osc option<br>F <sub>OSC</sub> = 32 kHz, V <sub>DD</sub> = 2.5V   |
|                                         |                 |                                       | —                                                                                                                                                                                                                                | —   | TBD | μA    | F <sub>OSC</sub> = 32 kHz, V <sub>DD</sub> = 2.5V, 25°C                  |
| D014                                    |                 | PIC18C601/801                         | —                                                                                                                                                                                                                                | —   | TBD | μA    | OSCB osc option<br>F <sub>OSC</sub> = 32 kHz, V <sub>DD</sub> = 4.2V     |
|                                         |                 |                                       | —                                                                                                                                                                                                                                | —   | TBD | μA    | F <sub>OSC</sub> = 32 kHz, V <sub>DD</sub> = 4.2V, 25°C                  |

Legend: Rows with industrial-extended data are shaded for improved readability.

**Note 1:** This is the limit to which V<sub>DD</sub> can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.

- 2:** The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.


The test conditions for all I<sub>DD</sub> measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to V<sub>DD</sub>

MCLR = V<sub>DD</sub>; WDT enabled/disabled as specified.

- 3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to V<sub>DD</sub> or V<sub>SS</sub>, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).
- 4:** For RC osc option, current through R<sub>EXT</sub> is not included. The current through the resistor can be estimated by the formula  $I_r = V_{DD}/2R_{EXT}$  (mA) with R<sub>EXT</sub> in kOhm.

**FIGURE 22-7: PROGRAM MEMORY READ TIMING DIAGRAM**




Operating Conditions: 2.0V <V<sub>CC</sub> <5.5V, -40°C <T<sub>A</sub> <125°C, unless otherwise stated.

**TABLE 22-6: CLKOUT AND I/O TIMING REQUIREMENTS**

| Param No. | Symbol   | Characteristics                                                  | Min                      | Typ                  | Max                      | Units |
|-----------|----------|------------------------------------------------------------------|--------------------------|----------------------|--------------------------|-------|
| 150       | TadV2aIL | Address out valid to ALE↓ (address setup time)                   | 0.25T <sub>cy</sub> -10  | —                    | —                        | ns    |
| 151       | TalL2adI | ALE↓ to address out invalid (address hold time)                  | 5                        | —                    | —                        | ns    |
| 155       | TalL2oeL | ALE ↓ to $\overline{OE}$ ↓                                       | 10                       | 0.125T <sub>cy</sub> | —                        | ns    |
| 160       | TadZ2oeL | AD high-Z to $\overline{OE}$ ↓ (bus release to $\overline{OE}$ ) | 0                        | —                    | —                        | ns    |
| 161       | ToeH2adD | $\overline{OE}$ ↑ to AD driven                                   | 0.125T <sub>cy</sub> -5  | —                    | —                        | ns    |
| 162       | TadV2oeH | LS data valid before $\overline{OE}$ ↑ (data setup time)         | 20                       | —                    | —                        | ns    |
| 163       | ToeH2adI | $\overline{OE}$ ↑ to data in invalid (data hold time)            | 0                        | —                    | —                        | ns    |
| 164       | TalH2aIL | ALE pulse width                                                  | —                        | T <sub>cy</sub>      | —                        | ns    |
| 165       | ToeL2oeH | $\overline{OE}$ pulse width                                      | 0.5T <sub>cy</sub> -5    | 0.5T <sub>cy</sub>   | —                        | ns    |
| 166       | TalH2aIH | ALE ↑ to ALE ↑ (cycle time)                                      | —                        | 0.25T <sub>cy</sub>  | —                        | ns    |
| 167       | Tacc     | Address valid to data valid                                      | 0.75T <sub>cy</sub> -25  | —                    | —                        | ns    |
| 168       | Toe      | $\overline{OE}$ ↓ to data valid                                  | —                        | —                    | 0.5T <sub>cy</sub> -25   | ns    |
| 169       | TalL2oeH | ALE ↓ to $\overline{OE}$ ↑                                       | 0.625T <sub>cy</sub> -10 | —                    | 0.625T <sub>cy</sub> +10 | ns    |
| 171       | TalH2csL | Chip select active to ALE ↓                                      | 0.25T <sub>cy</sub> -20  | —                    | —                        | ns    |
| 171A      | TubL2oeH | AD valid to chip select active                                   | —                        | —                    | 10                       | ns    |

# PIC18C601/801

**FIGURE 22-12: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)**



**TABLE 22-11: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)**

| Param. No. | Symbol | Characteristic        |                | Min                      | Max | Units | Conditions                      |
|------------|--------|-----------------------|----------------|--------------------------|-----|-------|---------------------------------|
| 50         | TccL   | CCPx input low time   | No Prescaler   | $0.5T_{CY} + 20$         | —   | ns    |                                 |
|            |        |                       | With Prescaler | PIC18C601/801<br>10      | —   | ns    |                                 |
|            |        |                       | PIC18LC601/801 | 20                       | —   | ns    |                                 |
| 51         | TccH   | CCPx input high time  | No Prescaler   | $0.5T_{CY} + 20$         | —   | ns    |                                 |
|            |        |                       | With Prescaler | PIC18C601/801<br>10      | —   | ns    |                                 |
|            |        |                       | PIC18LC601/801 | 20                       | —   | ns    |                                 |
| 52         | TccP   | CCPx input period     |                | $\frac{3T_{CY} + 40}{N}$ | —   | ns    | N = prescale value (1, 4 or 16) |
| 53         | TccR   | CCPx output rise time | PIC18C601/801  | —                        | 25  | ns    |                                 |
|            |        |                       | PIC18LC601/801 | —                        | 45  | ns    |                                 |
| 54         | TccF   | CCPx output fall time | PIC18C601/801  | —                        | 25  | ns    |                                 |
|            |        |                       | PIC18LC601/801 | —                        | 45  | ns    |                                 |

# PIC18C601/801

---

NOTES: