



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	EBI/EMI, I²C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	26
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lc601t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin N	umber				
Pin Name	PIC1	BC601	PIC1	8C801	Pin Type	Buffer Type	
	TQFP	PLCC	TQFP	PLCC	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1960	Description
							PORTA is a bi-directional I/O port.
RA0/AN0	24	34	30	42			
RA0					I/O	TTL	Digital I/O.
AN0					1	Analog	Analog input 0.
RA1/AN1	23	33	29	41		0	
RA1					I/O	TTL	Digital I/O.
AN1					1	Analog	Analog input 1.
RA2/AN2/VREF-	22	32	28	40			
RA2		02	20	10	I/O	TTL	Digital I/O.
AN2					., C	Analog	Analog input 2.
VREF-					i	Analog	A/D reference voltage (Low) input.
RA3/AN3/VREF+	21	31	27	39		J	······g• (··/
RA3	21	01	21	00	I/O	TTL	Digital I/O.
AN3					.″Ŭ	Analog	Analog input 3.
VREF+					i	Analog	A/D reference voltage (High) input.
RA4/T0CKI	28	39	34	47		J	······································
RA4	20	03	04	77	I/O	ST/OD	Digital I/O – Open drain when
					"	01/00	configured as output.
TOCKI					1	ST	Timer0 external clock input.
RA5/AN4/SS/LVDIN	27	38	33	46			
RA5		00	00	-0	I/O	TTL	Digital I/O.
AN4						Analog	Analog input 4.
SS						ST	SPI slave select input.
LVDIN					i	Analog	Low voltage detect input.
Legend: TTL = TTL	compati	hle innut	1	I	CI	v	OS compatible input or output

TABLE 1-2: PINOUT I/O	DESCRIPTIONS	(CONTINUED)
-----------------------	--------------	-------------

ST = Schmitt Trigger input with CMOS levels


- = Input L
- P = Power

Analog = Analog input

0 = Output

= Open Drain (no P diode to VDD) OD





5.2.2 8-BIT DE-MULTIPLEXED MODE

The 8-bit De-Multiplexed mode applies only to the PIC18C801. Data and address lines are available separately. External components are not necessary in this mode.

For 8-bit De-Multiplexed mode on the PIC18C801, the instructions are fetched as two 8-bit bytes on a dedicated data bus (PORTJ). The address will be presented for the entire duration of the fetch cycle on a separate address bus. The two instruction bytes are sequentially fetched within one instruction cycle (TcY). Therefore, the designer must choose external memory devices according to timing calculations, based on 1/2 TcY (2 times instruction rate). For proper memory speed selection, setup and hold times must be considered. The Address Latch Enable (ALE) pin is left unconnected, since glue logic is not necessary. The \overline{OE} output enable signal will enable one byte of program memory for a portion of the instruction cycle, then BA0 will change and the second byte will be enabled to form the 16-bit instruction word. The least significant bit of the address, BA0, must be connected to the memory devices in this mode. Figure 5-3 shows an example of 8-bit De-Multiplexed mode on the PIC18C801. The control signals used in 8-bit De-Multiplexed mode are outlined in Register 5-2. Register 5-4 describes 8-bit De-Multiplexed mode timing.

6.3.3 EXTERNAL TABLE WRITE IN 16-BIT WORD WRITE MODE

This mode allows Table Writes to any type of word-wide external memories.

This method makes a distinction between TBLWT cycles to even or odd addresses.

During a TBLWT cycle to an even address, where TBLPTR<0> = 0, the TABLAT data is transferred to a holding latch and the external address data bus is tristated for the data portion of the bus cycle. No write signals are activated.

During a TBLWT cycle to an odd address, where TBLPTR<0> = 1, the TABLAT data is presented on the upper byte of the AD<15:0> bus. The contents of the holding latch are presented on the lower byte of the AD<15:0> bus. The WRH line is strobed for each write cycle and the WRL line is unused. The BAO line indicates the LSb of TBLPTR, but it is unnecessary. The UB and LB lines are active to select both bytes.

The obvious limitation to this method is that the TBLWT must be done in pairs on a specific word boundary to correctly write a word location.

Figure 6-9 shows the timing associated with this mode.



	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
A<19:16>	0h	Oh	Ch	Oh	Oh	Ch
AD<15:0>	(3AAAh)-(000Dh	AABh 6FF4h	CF33h	(3AACh) 000Ch	AADh OE55h	CF33h)-(9256h)-
BA0						 N
ALE	 _/\					
OE	 \	/	1	<u> </u>	\	
WRH		<u> </u> 				
WRL '1'	1	1				
UB		 				
LB _			/			
Memory	Opcode Fetch	Opcode Fetch	TBLWT 56h	Opcode Fetch	Opcode Fetch	TBLWT 92h
Cycle	TBLWT*+ from 007554h	MOVWF TABLAT from 007556h	to 199E66h	TBLWT* from 007558h	MOVLW 55h from 00755Ah	to 199E67h
Instruction Execution	INST(PC-2)	TBLWT*+ Cycle1	TBLWT*+ Cycle2	MOVWF	TBLWT* Cycle1	TBLWT* Cycle2
		1				

8.1 Control Registers

This section contains the control and status registers.

8.1.1 INTCON REGISTERS

The INTCON Registers are readable and writable registers, which contain various enable, priority, and flag bits.

REGISTER 8-1: INTCON REGISTER

R/V	/-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-:
GIE/C	H EI	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
bit 7								b
GIE/G	IEH:	Global Interru	upt Enable b	it				
When								
		s all unmaske s all interrupt						
When			0					
		s all high prio	rity interrupt	S				
0 = D	sable	es all high prio	ority interrupt	s				
		: Peripheral Ir	nterrupt Ena	ble bit				
When			d norinhara	lintorrunto				
		s all unmaske s all peripher		rinterrupts				
When		• •						
1 = E	nable	s all low priori		•				
		es all priority p	•					
		MR0 Overflov	•					
		s the TMR0 o es the TMR0 o		•				
		T0 External In						
1 = E	nables	s the INT0 ex	ternal interru	upt				
		es the INT0 ex		•				
		Port Change I						
		s the RB port es the RB port	•	•				
		MR0 Overflov	Ũ	•				
		register has o	•	•	ed in softwa	are)		
0 = T	vlR0 r	register did no	ot overflow					
		T0 External In						
		T0 external in T0 external in	•		e cleared in	sonware)		
		Port Change I	•					
		t one of the R		<i>.</i>	ate (must be	e cleared ir	n software)	
0 = N	one o	f the RB7:RB	4 pins have	changed sta	te			
Leger	nd:							
R = R	eadal	ble bit	W = Wri	table bit	U = Unimp	lemented l	bit, read as '	0'
n - 1	/alue	at POR	'1' = Bit	is set	'0' = Bit is	cleared	x = Bit is u	aknown

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows software polling.

REGISTER 8-3: INTCON3 REGISTER

R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
INT2IP	INT1IP	—	INT2IE	INT1IE	—	INT2IF	INT1IF
bit 7							bit
INT2IP: IN 1 = High pr 0 = Low pri		nterrupt Prior	ity bit				
INT1IP: IN 1 = High pr 0 = Low pri		nterrupt Prior	ity bit				
Unimplem	ented: Read	as '0'					
1 = Enable	T2 External Ir s the INT2 ex es the INT2 e:	ternal interru	ıpt				
1 = Enable	T1 External Ir s the INT1 ex s the INT1 e:	ternal interru	ıpt				
Unimplem	ented: Read	as '0'					
1 = The IN	T2 External Ir T2 external in T2 external in	terrupt occu	rred (must l	be cleared in	software)		
1 = The IN	T1 External Ir T1 external in T1 external in	terrupt occu	rred (must b	e cleared in	software)		
Legend:							
R = Reada	ble bit	W = Wri	table bit	U = Unimp	lemented	bit, read as	'0'
- n = Value	at POR	'1' = Bit	is set	'0' = Bit is (cleared	x = Bit is u	nknown

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows software polling.

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T13CKI	bit0	ST	Input/output port pin or Timer1 oscillator output or Timer1/Timer3 clock input.
RC1/T1OSI	bit1	ST	Input/output port pin, Timer1 oscillator input.
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/ PWM1 output.
RC3/SCK/SCL	bit3	ST	Input/output port pin or synchronous serial clock for SPI/I ² C.
RC4/SDI/SDA	bit4	ST	Input/output port pin or SPI Data in (SPI mode) or Data I/O $(l^2C \text{ mode})$.
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port Data output.
RC6/TX/CK	bit6	ST	Input/output port pin, Addressable USART Asynchronous Transmit, or Addressable USART Synchronous Clock.
RC7/RX/DT	bit7	ST	Input/output port pin, Addressable USART Asynchronous Receive, or Addressable USART Synchronous Data.

TABLE 9-5: PORTC FUNCTIONS

Legend: ST = Schmitt Trigger input

TABLE 9-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
LATC	LATC D	ata Outpu	it Register						XXXX XXXX	uuuu uuuu
TRISC	PORTC	Data Dire	ection Reg	jister					1111 1111	1111 1111

Legend: x = unknown, u = unchanged




FIGURE 9-18: RH3:RH0 PINS BLOCK DIAGRAM IN SYSTEM BUS MODE

13.0 TIMER3 MODULE

The Timer3 module timer/counter has the following features:

- 16-bit timer/counter (Two 8-bit registers: TMR3H and TMR3L)
- Readable and writable (both registers)
- · Internal or external clock select
- Interrupt on overflow from FFFFh to 0000h
- RESET from CCP module trigger

Figure 13-1 is a simplified block diagram of the Timer3 module.

Register 13-1 shows the Timer3 Control register. This register controls the operating mode of the Timer3 module and sets the CCP clock source.

Register 11-1 shows the Timer1 Control register. This register controls the operating mode of the Timer1 module, as well as contains the Timer1 oscillator enable bit (T1OSCEN), which can be a clock source for Timer3.

Note: Timer3 is disabled on POR.

	13000	LOIOTEIX						
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
	bit 7							bit 0
bit 7	RD16: 16-b	oit Read/Wr	ite Mode Ena	able				
		•		Timer3 in on Timer3 in two	•			
bit 6,3	T3CCP2:T	3CCP1: Tim	ner3 and Tim	er1 to CCPx	Enable bits			
	01 = Timer Timer	3 is the cloc 1 is the cloc	k source for k source for	compare/cap compare/cap compare/cap compare/cap	ture of CCP ture of CCP	2, 1		
bit 5-4	T3CKPS1:	T3CKPS0:	Timer3 Input	Clock Presc	ale Select b	its		
	11 = 1:8 P I	rescale valu	е					
		rescale valu	-					
		rescale valu rescale valu	-					
bit 2	(Not usable	e if the syste		put Synchror les from Time		trol bit		
		t synchroniz	e external clo nal clock inp	•				
	When TMR							
	This bit is i	gnored. Tim	er3 uses the	internal cloc	k when TMF	R3CS = 0.		
bit 1	TMR3CS:	Timer3 Cloc	k Source Se	lect bit				
	falling	•		1 oscillator o	r T1CKI (on	the rising e	dge after th	e first
bit 0	TMR3ON:	Timer3 On I	bit					
	1 = Enable							
	$0 = \text{Stops}^{-1}$	Timer3						
	Legend:							
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented I	oit, read as '	0'
	- n = Value	at POR	'1' = Bi	t is set	'0' = Bit is	cleared	x = Bit is u	nknown

REGISTER 13-1: T3CON REGISTER

15.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received, simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- · Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL/LVOIN

Additionally, a fourth pin may be used when in any Slave mode of operation:

Slave Select (SS) - RA5/SS/AN4

15.3.1 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits SSPCON1<5:0> and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock polarity (Idle state of SCK)
- Data input sample phase (middle or end of data output time)
- Clock edge (output data on rising/falling edge of SCK)
- Clock rate (Master mode only)
- Slave Select mode (Slave mode only)

Figure 15-1 shows the block diagram of the MSSP module, when in SPI mode.

FIGURE 15-1: MSSP BLOCK DIAGRAM

(SPI MODE) Internal Data Bus Read Write SSPBUF reg SSPSR reg SDI bit0 Shift Clock SS Control \ge Enable SS Edge Select 2 Clock Select SSPM3:SSPM0 SMP:CKE 4 MR2 Output ∤2 Edge Select \mathbb{X} Prescaler Tosc SCK 4, 16, 64 Data to TX/RX in SSPSR TRIS bit Note: I/O pins have diode protection to VDD and VSS.

REGISTER 17-3: ADCON2 REGISTER

bit

bit bit

R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
ADFM	—	_	—	—	ADCS2	ADCS1	ADCS0
bit 7							bit 0
ADFM: A/I 1 = Right ji 0 = Left jus		mat Select	bit				
Unimplem	ented: Rea	d as '0'					
000 = Fos 001 = Fos 010 = Fos 011 = FRC 100 = Fos 101 = Fos 110 = Fos	C/2 C/8 C/32 (clock deriv C/4 C/16 C/64	ed from an	Clock Select internal RC o internal RC o	oscillator = 1	,		
Legend:							
R = Reada	ble bit	W = W	/ritable bit	U = Unim	plemented	bit, read as	'0'
- n = Value	at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	nknown

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and VSS), or the voltage level on the RA3/AN3/VREF+ pin and RA2/AN2/VREF-.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

A device RESET forces all registers to their RESET state. This forces the A/D module to be turned off and any conversion is aborted.

Each port pin associated with the A/D converter can be configured as an analog input (RA3 can also be a voltage reference), or as a digital I/O.

The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH/ADRESL registers, the GO/DONE bit (ADCON0 register) is cleared, and A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 17-1.

18.2 Operation


Depending on the power source for the device voltage, the voltage normally decreases relatively slowly. This means that the LVD module does not need to be constantly operating. To decrease current consumption, the LVD circuitry only needs to be enabled for short periods, where the voltage is checked. After doing the check, the LVD module may be disabled.

Each time that the LVD module is enabled, the circuitry requires some time to stabilize. After the circuitry has stabilized, all status flags may be cleared. The module will then indicate the proper state of the system.

The following steps are needed to setup the LVD module:

- 1. Write the value to the LVDL3:LVDL0 bits (LVDCON register), which selects the desired LVD trip point.
- 2. Ensure that LVD interrupts are disabled (the LVDIE bit is cleared or the GIE bit is cleared).
- 3. Enable the LVD module (set the LVDEN bit in the LVDCON register).
- 4. Wait for the LVD module to stabilize (the IRVST bit to become set).
- Clear the LVD interrupt flag, which may have falsely become set, until the LVD module has stabilized (clear the LVDIF bit).
- 6. Enable the LVD interrupt (set the LVDIE and the GIE bits).

Figure 18-3 shows typical waveforms that the LVD module may be used to detect.



	6	Bit Toggle	ə f		
Synt	tax:	[<i>label</i>] B	TG f, b [,	a]	
Ope	rands:	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1]	5		
Ope	ration:	$(\overline{f} < b >) \to f$			
Statu	us Affected:	None			
Enco	oding:	0111	bbba	ffff	ffff
Des	cription:	Bit 'b' in da inverted. will be sele value. If 'a selected a	lf 'a' is 0, ected, ove a' is 1, the	the Acce erriding the Bank with	ss Bank ne BSR ill be
Wor	ds:	1			
Cycl	es:	1			
QC	ycle Activity:				
	<u></u>	00	00		
	Q1	Q2	Q3	(Q4
	Q1 Decode	Q2 Read register 'f'	Q3 Process Data	s W	Q4 rite ster 'f'
<u>Exar</u>		Read register 'f'	Process Data	s W	rite
	Decode	Read register 'f' BTG F	Process Data	s W regis	rite
	Decode mple: Before Instru	Read register 'f' BTG F Inction: = 0111 0 ion:	Process Data	s W regis	rite
	Decode mple: Before Instru PORTC After Instruct	Read register 'f' BTG F Inction: = 0111 0 ion:	Process Data	s W regis	rite

Syntax:	[<i>label</i>] B	OV n		
Operands:	-128 ≤ n ≤	127		
Operation:	if overflow (PC) + 2 +			
Status Affected:	None			
Encoding:	1110	0100	nnnn	nnnn
Description:	If the Over gram will I The 2's co	oranch.		•
	added to t have incre instruction PC+2+2n. two-cycle	emented , the ne This in:	to fetc w addre structio	h the nex ess will b
Words:	1			
	1(2)			
Cycles: Q Cycle Activity: If Jump:	•			
Cycles: Q Cycle Activity:	•	Q3	۰. ۱	Q4
Cycles: Q Cycle Activity: If Jump:	1(2)	Q3 Proce Data	ss V	
Cycles: Q Cycle Activity: If Jump: Q1	1(2) Q2 Read literal	Proce	ss W	
Cycles: Q Cycle Activity: If Jump: Q1 Decode No	1(2) Q2 Read literal 'n' No	Proce Data No	ss W	/rite to PC
Cycles: Q Cycle Activity: If Jump: Q1 Decode No operation	1(2) Q2 Read literal 'n' No	Proce Data No	ss W a ion d	/rite to PC
Cycles: Q Cycle Activity: If Jump: Q1 Decode No operation If No Jump:	1(2) Q2 Read literal 'n' No operation	Proce Data No operati	ss W ion d ss	Vrite to PC
Cycles: Q Cycle Activity: If Jump: Q1 Decode No operation If No Jump: Q1	1(2) Q2 Read literal 'n' No operation Q2 Read literal	Proce Data No operati Q3 Proce Data	ss W ion d ss	Vrite to PC No operation Q4 No

address (Jump)

address (HERE+2)

PC

PC

If Overflow

=

=

= 0;

CPFSGT	-	Compare f with WREG, skip if f > WREG						
Syntax:	[label] (CPFSGT f[,a]					
Operands:	• •	$0 \le f \le 255$						
Operation:	(f) – (WRE skip if (f) >	(f) – (WREG), skip if (f) > (WREG) (unsigned comparison)						
Status Affected:	None							
Encoding:	0110 010a ffff ffff							
Description:	memory lo	Compares the contents of data memory location 'f' to the contents of the WREG by performing an unsigned subtraction.						
	If the contents of 'f' are greater than the contents of , then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.							
Words:	1							
Cycles:		ycles if skip a a 2-word inst						
Q Cycle Activity:	00	02	04					
Q1	Q2	Q3	Q4					
Decode	Read register 'f'	Process Data	No operation					
If skip:			operander					
Q1	Q2	Q3	Q4					
No	No	No	No					
operation	operation	operation	operation					
If skip and follow	ed by 2-word	instruction:						
Q1	Q2	Q3	Q4					
No	No	No	No					
operation	operation	operation	operation					
No operation	No operation	No operation	No operation					
Example: HERE CPFSGT REG NGREATER : GREATER :								
Before Instru								
PC WREG After Ins If REG	= Ad = ? truction	ldress (HERE) REG;						
PC		Idress (GREAT	'ER)					
If REG		REG;	-,					
PC = Address (NGREATER)								

CPFSL	т	Compare skip if f <	f with WREG WREG	З,				
Syntax:		[label]	CPFSLT f[,	a]				
Operan	ds:	0 ≤ f ≤ 255 a ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$					
Operati	on:	(f) – (WRE skip if (f) < (unsigned		1				
Status /	Affected:	None						
Encodir	ng:	0110	000a ffi	f ffff				
Descrip	tion:	Compares the contents of data memory location 'f' to the contents of WREG by performing an unsigned subtraction. If the contents of 'f' are less than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the						
	Access Bank will be selected. If a 1, the Bank will be selected as p the BSR value.							
Words:		1						
Cycles:	Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.							
Q Cycle	Activity:							
	Q1	Q2	Q3	Q4				
[Decode	Read register 'f'	Process Data	No operation				
If skip:		0						
	Q1	Q2	Q3	Q4				
	No	No	No	No				
·	peration	operation	operation	operation				
If skip a		ed by 2-word						
r	Q1	Q2	Q3	Q4				
0	No peration	No operation	No operation	No operation				
-	No	No	No	No				
o	peration	operation	operation	operation				
<u>Exampl</u>	<u>e</u> :	NLESS	CPFSLT REG :					
Be	fore Instru PC WREG		dress (HERE)					
WREG=?After InstructionIf REG<								

DEC	FSZ	Decremen	nt f, skip if	0		DCFSN		
Synt	tax:	[label]	DECFSZ f	[,d [,a]]	Syntax		
Ope	rands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]						
Ope	ration:	(f) – 1 \rightarrow c skip if resu				Operati		
Statu	us Affected:	None				Status		
Enco	oding:	0010	11da fi	ff	ffff	Encodi		
Description: The contents of register 'f' are decre- mented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default). If the result is 0, the next instruction, which is already fetched, is dis- carded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the						Descrip		
Wor	ds:		e. If 'a' is 1, d as per th			Words:		
Cycl	les:		ycles if skip a 2-word in			Cycles		
QC	vcle Activity:	.,				Q Cycle		
	Q1	Q2	Q3		Q4			
	Decode	Read	Process		Vrite to			
lf sk	in:	register 'f'	Data	des	stination	If skip:		
11 51	ιρ. Q1	Q2	Q3		Q4	п экір.		
	No	No	No		No			
	operation	operation	operation		eration	0		
lf sk	•	ed by 2-word		1:	<u>.</u>	lf skip a		
	Q1	Q2	Q3	-	Q4			
	No operation	No operation	No operation	on	No eration	o		
	No	No	No		No			
	operation	operation	operation	ор	eration	o		
<u>Exar</u>	<u>mple</u> :	HERE CONTINUE	DECFSZ GOTO	CNT LOO		Examp		
	Before Instru PC		(HERE)			Be		
	After Instruc CNT If CNT PC If CNT PC	tion = CNT - 1 = 0; = Address ≠ 0;		E)		Aft		

CF	SNZ	Decremer	nt f, ski	p if not	0				
/nt	ax:	[label] D	CFSNZ	f [,d [,a]]				
be	rands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]							
pe	ration:	(f) – 1 \rightarrow c skip if resu							
atu	tus Affected: None								
nco	ding: 0100 11da ffff ffff								
oro	pription:	mented. If placed in V is placed b If the resul tion, which discarded, instead, m instruction Bank will b BSR value	The contents of register 'f' are decre- mented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default). If the result is not 0, the next instruc- tion, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.						
/cl	es:	1(2) Note: 3 cy by a		kip and I instruct					
Cy	cle Activity:								
	Q1	Q2	Q3		Q4				
	Decode	Read register 'f'	Proce Data		Write to estination				
ski	p:								
	Q1	Q2	Q3	3	Q4				
	No operation	No operation	No operat	ion o	No peration				
ski	p and follow				poradori				
	Q1	Q2	Q3		Q4				
	No	No	No		No				
	operation	operation	operat	ion o	peration				
	No operation	No operation	No operat	ion o	No peration				
ar	nple:		DCFSNZ :	TEMP					
	Before Instru TEMP	iction =	?						
	After Instruct TEMP If TEMP PC If TEMP PC	iion = = = ≠ =	0;	-1, ss (zerc ss (nzef	·				

LFS	R	Load FSR	ł		MO	/F	Move f			
Synt	ax:	[label]	LFSR f,k		Synt	ax:	[label]	MOVF f[,d [,a]]	
•	rands:	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 40 \end{array}$			Ope	rands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5		
•	ration:	$k \rightarrow FSRf$			0.55	ration	$a \in [0, 1]$ f \rightarrow dest			
Statu	us Affected:	None				ration:				
Enco	oding:	1110 1111		off k ₁₁ kkk kkk kkkk		us Affected: oding:	N,Z	00da f	fff	ffff
	cription:		literal 'k' is lect register			cription:	The conte to a destin status of '	nts of regis ation depe d'. If 'd' is (ster 'f' i ndent), the r	s moved upon the result is
Wore	ds:	2					•	NREG. If 'd back in regi		
Cycl	es:	2					•	' can be ai		· ,
QC	cle Activity:							Bank. If 'a' i		
	Q1	Q2	Q3	Q4				e selected		•
	Decode	Read literal 'k' MSB	Process Data	Write literal 'k' MSB				e. If 'a' is 1 ed as per th		
	Decede	Read literal	Dresses	to FSRfH Writeliteral'k'	Wor	ds:	1			
	Decode	'k' LSB	Process Data	to FSRfL	Cycl	es:	1			
					QC	ycle Activity:				
Exar	<u>mple</u> :	LFSR FSR	2, 3ABh			Q1	Q2	Q3		Q4
	After Instruc FSR2H	tion = 03	h			Decode	Read register 'f'	Process Data		Write VREG
	FSR2L	= 0A	Bh							
					<u>Exa</u>	mple:	MOVF R	EG, W		
						Before Instru REG WREG N Z	= 22	h Fh		
						After Instruct REG	tion = 22	h		

WREG

Ν

Ζ

= 22h

= 0

= 0

SUBWFB	Subtract Borrow	Subtract WREG from f with Borrow					
Syntax:	[label] S	[label] SUBWFB f [,d [,a]]					
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]						
Operation:	(f) – (WR	EG) – ($\overline{C}) \rightarrow de$	est			
Status Affected:	N,OV, C,	DC, Z					
Encoding:	0101	0101 10da ffff ffff					
Description:	(borrow) plement r result is s the result 'f' (defaul Bank will the BSR	Subtract WREG and the carry flag (borrow) from register 'f' (2's com- plement method). If 'd' is 0, the result is stored in WREG. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read	Read Process Write to register 'f' Data destination					

SUBWFB (Cont.)

Example 1:	SUBWFB	REG
Before Instruc	tion	
	= 19h	(0001 1001)
	= 0Dh	(0000 1101)
U I	= 1	
After Instruction		
	= 0Ch = 0Dh	(0000 1011) (0000 1101)
	= 1	(0000 1101)
_	= 0	
Ν	= 0	; result is positive
Example 2:	SUBWFB	REG, W
Before Instruc	tion	
	= 1Bh	(0001 1011)
	= 1Ah	(0001 1010)
-	= 0	
After Instruction	on = 1Bh	(0001 1011)
WREG		(0001 1011)
С	= 1	
_	= 1	; result is zero
N	= 0	
Example 3:	SUBWFB	REG
Before Instruc	tion	
	= 03h	(0000 0011)
	= 0Eh	(0000 1101)
C C	= 1	
After Instruction		
	= 0F5h = 0Eh	(1111 0100) [2's comp] (0000 1101)
-	= 0Eh = 0	(0000 1101)
-	= 0	
Ν	= 1	; result is negative

SWAPF	Swap nib	Swap nibbles in f						
Syntax:	[label]	SWAPF f	[,d [,a]]					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$							
Operation:	(f<3:0>) – (f<7:4>) –		'					
Status Affected:	None							
Encoding:	0011	10da	ffff	ffff				
Description:	ister 'f' are result is pl the result (default). will be sele value. If 'a	The upper and lower nibbles of reg- ister 'f' are exchanged. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.						
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read Process Write to register 'f' Data destination							
Example:	SWAPF F	REG						
Before Instru REG	uction = 53h							
After Instruct REG	iction = 35h							

21.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

21.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PIC series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

21.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft[®] Windows environment were chosen to best make these features available to you, the end user.

21.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.




TABLE 22-23: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
130	TAD	A/D clock period	PIC18 C 601/801	1.6	20 (5)	μS	Tosc based, VREF $\geq 3.0V$
			PIC18 LC 601/801	3.0	20 (5)	μS	Tosc based, VREF full range
			PIC18 C 601/801	2.0	6.0	μS	A/D RC mode
			PIC18LC601/801	3.0	9.0	μS	A/D RC mode
131	TCNV	Conversion time (not including acquisition	on time) ⁽¹⁾		12	TAD	
132	TACQ	Acquisition time ⁽³⁾	- MAUL	15 10	_	μs μs	$\begin{array}{l} -40^{\circ}C \leq Temp \leq 125^{\circ}C \\ 0^{\circ}C \leq Temp \leq 125^{\circ}C \end{array}$
135	Tswc	Switching time from eor	wert - sample		(Note 4)		
136	Тамр	Amplifier settling time?		1	_	μS	This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 17.0 for minimum conditions, when input voltage has changed more than 1 LSb.

3: The time for the holding capacitor to acquire the "New" input voltage, when the voltage changes full scale after the conversion (AVDD to AVSS, or AVSS to AVDD). The source impedance (*Rs*) on the input channels is 50Ω.

4: On the next Q4 cycle of the device clock.

5: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

NOTES: