



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Obsolete
Core Processor	ARM7®
Core Size	16/32-Bit
Speed	60MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, Microwire, SPI, SSI, SSP, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	112
Program Memory Size	256КВ (256К х 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-TFBGA
Supplier Device Package	144-TFBGA (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc2292fet144-g-55

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

LPC2292_2	Row	Column												
2294		1	2	3	4	5	6	7	8	9	10	11	12	13
	L	P0[29]/ AIN2/ CAP0[3]/ MAT0[3]	P0[30]/ AIN3/ EINT3/ CAP0[0]	P1[16]/ TRACE PKT0	P0[0]/ TXD0/ PWM1	P3[19]/ A19	P0[2]/ SCL/ CAP0[0]	P3[15]/ A15	P0[4]/ SCK0/ CAP0[1]	P3[12]/ A12	V <sub>SS</sub>	P1[24]/ TRACE CLK	P0[8]/ TXD1/ PWM4	P0[9]/ RXD1/ PWM6/ EINT3
	Μ	<u>P3[2</u> 5]/ CS2	<u>P3[2</u> 4]/ CS3	V <sub>DD(3V3)</sub>	<u>P1[31]</u> / TRST	P3[18]/ A18	V <sub>DD(3V3)</sub>	P3[16]/ A16	P0[3]/ SDA/ MAT0[0]/ EINT1	P3[13]/ A13	P3[9]/A9	P0[7]/ SSEL0/ PWM2/ EINT2	P3[7]/A7	P3[5]/A5
All	N	V <sub>DD(1V8)</sub>	$V_{SS}$	P3[23]/ A23/ XCLK	P3[21]/ A21	P3[17]/ A17	P1[26]/ RTCK	$V_{SS}$	V <sub>DD(3V3)</sub>	P0[5]/ MISO0/ MAT0[1]	P3[10]/ A10	P0[6]/ MOSI0/ CAP0[2]	P3[8]/A8	P3[6]/A6

information provided in this document is subject to legal disclaimers
Rev. 8 — 8 June 2011

NXP Semiconductors

16/32-bit ARM microcontrollers with external memory interface

LPC2292/2294

# 16/32-bit ARM microcontrollers with external memory interface

		Pin (TFBGA)[ <u>1]</u>	Туре	Description
P0[12]/DSR1/	84 <u>[2]</u>	J13 <sup>[2]</sup>	I	<b>DSR1</b> — Data Set Ready input for UART1.
MAT1[0]/RD4			0	MAT1[0] — Match output for Timer 1, channel 0.
			I	RD4 — CAN4 receiver input (LPC2294 only).
P0[13]/DTR1/	85 <u>[2]</u>	H10 <sup>[2]</sup>	0	<b>DTR1</b> — Data Terminal Ready output for UART1.
MAT1[1]/TD4			0	MAT1[1] — Match output for Timer 1, channel 1.
			0	TD4 — CAN4 transmitter output (LPC2294 only).
P0[14]/DCD1/	92 <sup>[4]</sup>	G10 <sup>[4]</sup>	Ι	DCD1 — Data Carrier Detect input for UART1.
EINT1			Ι	EINT1 — External interrupt 1 input.
				<b>Note:</b> LOW on this pin while RESET is LOW forces on-chip bootloader to take over control of the part after reset.
P0[15]/RI1/	99 <u>[4]</u>	E11[4]	I	RI1 — Ring Indicator input for UART1.
EINT2			Ι	EINT2 — External interrupt 2 input.
P0[16]/EINT0/	100 <sup>[4]</sup>	E10 <sup>[4]</sup>	I	EINT0 — External interrupt 0 input.
MAT0[2]/			0	MAT0[2] — Match output for Timer 0, channel 2.
CAP0[2]			Ι	CAP0[2] — Capture input for Timer 0, channel 2.
P0[17]/CAP1[2]/	101 <u>[2]</u>	D13 <sup>[2]</sup>	I	CAP1[2] — Capture input for Timer 1, channel 2.
SCK1/MAT1[2]			I/O	SCK1 — Serial Clock for SPI1/SSP <sup>[3]</sup> . SPI clock output from master or input to slave.
			0	MAT1[2] — Match output for Timer 1, channel 2.
P0[18]/CAP1[3]/	121일	D8[2]	I	CAP1[3] — Capture input for Timer 1, channel 3.
MISO1/MAT1[3]			I/O	<b>MISO1</b> — Master In Slave Out for SPI1/SSP <sup>[3]</sup> . Data input to SPI master or data output from SPI slave.
			0	MAT1[3] — Match output for Timer 1, channel 3.
P0[19]/MAT1[2]/	122 <sup>[2]</sup>	C8 <sup>[2]</sup>	0	MAT1[2] — Match output for Timer 1, channel 2.
MOSI1/CAP1[2]			I/O	<b>MOSI1</b> — Master Out Slave In for SPI1/SSP <sup>[3]</sup> . Data output from SPI master or data input to SPI slave.
			Ι	CAP1[2] — Capture input for Timer 1, channel 2.
P0[20]/MAT1[3]/	123 <u><sup>[4]</sup></u>	B8[4]	0	MAT1[3] — Match output for Timer 1, channel 3.
SSEL1/EINT3			I	<b>SSEL1</b> — Slave Select for SPI1/SSP <sup>I3</sup> . Selects the SPI interface as a slave.
			Ι	EINT3 — External interrupt 3 input.
P0[21]/PWM5/	4 <u>[2]</u>	C1 <sup>[2]</sup>	0	<b>PWM5</b> — Pulse Width Modulator output 5.
RD3/CAP1[3]			I	RD3 — CAN3 receiver input (LPC2294 only).
			Ι	CAP1[3] — Capture input for Timer 1, channel 3.
P0[22]/TD3/	5 <u>[2]</u>	D4 <u><sup>[2]</sup></u>	0	TD3 — CAN3 transmitter output (LPC2294 only).
CAP0[0]/ //AT0[0]			I	<b>CAP0[0]</b> — Capture input for Timer 0, channel 0.
			0	<b>MAT0[0]</b> — Match output for Timer 0, channel 0.
P0[23]/RD2	6 <u>[2]</u>	D3 <u>[2]</u>	I	RD2 — CAN2 receiver input.
P0[24]/TD2	8 <u>[2]</u>	D1 <u>[2]</u>	0	<b>TD2</b> — CAN2 transmitter output.
P0[25]/RD1	21 <u>[2]</u>	H1[2]	I	RD1 — CAN1 receiver input.

LPC2292\_2294

# **NXP Semiconductors**

# 16/32-bit ARM microcontrollers with external memory interface

Symbol	Pin (LQFP)	Pin (TFBGA) <sup>[1]</sup>	Туре	Description
P1[25]/EXTIN0	60 <u>[7]</u>	K8[7]	I	<b>EXTIN0</b> — External Trigger Input. Standard I/O with internal pull-up.
P1[26]/RTCK	52 <u>[7]</u>	N6[7]	I/O	<b>RTCK</b> — Returned Test Clock output. Extra signal added to the JTAG port. Assists debugger synchronization when processor frequency varies. Bidirectional pin with internal pull-up.
				<b>Note:</b> LOW on this pin while RESET is LOW, enables pins P1[31:26] to operate as Debug port after reset.
P1[27]/TDO	144 <u>[7]</u>	B2[7]	0	<b>TDO</b> — Test Data out for JTAG interface.
P1[28]/TDI	140 <u>[7]</u>	A3[7]	I	<b>TDI</b> — Test Data in for JTAG interface.
P1[29]/TCK	126 <sup>[7]</sup>	A7[7]	I	<b>TCK</b> — Test Clock for JTAG interface. This clock must be slower than $\frac{1}{6}$ of the CPU clock (CCLK) for the JTAG interface to operate.
P1[30]/TMS	113 <u>[7]</u>	D10[7]	I	TMS — Test Mode Select for JTAG interface.
P1[31]/TRST	43 <u>[7]</u>	M4[7]	I	<b>TRST</b> — Test Reset for JTAG interface.
P2[0] to P2[31]			I/O	<b>Port 2</b> — Port 2 is a 32-bit bidirectional I/O port with individual direction controls for each bit. The operation of port 2 pins depends upon the pin function selected via the Pin Connect Block.
P2[0]/D0	98 <u>[7]</u>	E12[7]	I/O	<b>D0</b> — External memory data line 0.
P2[1]/D1	105 <u>[7]</u>	C12 <sup>[7]</sup>	I/O	D1 — External memory data line 1.
P2[2]/D2	106 <u>[7]</u>	C11[7]	I/O	D2 — External memory data line 2.
P2[3]/D3	108 <u>[7]</u>	B12 <sup>[7]</sup>	I/O	D3 — External memory data line 3.
P2[4]/D4	109 <u>[7]</u>	A13[7]	I/O	D4 — External memory data line 4.
P2[5]/D5	114 <sup>[7]</sup>	C10 <sup>[7]</sup>	I/O	D5 — External memory data line 5.
P2[6]/D6	115 <u>[7]</u>	B10[7]	I/O	D6 — External memory data line 6.
P2[7]/D7	116 <u><sup>[7]</sup></u>	A10[7]	I/O	D7 — External memory data line 7.
P2[8]/D8	117 <u>[7]</u>	D9 <u>[7]</u>	I/O	D8 — External memory data line 8.
P2[9]/D9	118 <u><sup>[7]</sup></u>	C9 <u>[7]</u>	I/O	<b>D9</b> — External memory data line 9.
P2[10]/D10	120 <u>[7]</u>	A9[7]	I/O	D10 — External memory data line 10.
P2[11]/D11	124 <u>[7]</u>	A8[7]	I/O	D11 — External memory data line 11.
P2[12]/D12	125 <u>[7]</u>	B7[7]	I/O	D12 — External memory data line 12.
P2[13]/D13	127 <u>[7]</u>	C7[7]	I/O	D13 — External memory data line 13.
P2[14]/D14	129 <u>[7]</u>	A6[7]	I/O	D14 — External memory data line 14.
P2[15]/D15	130 <u>[7]</u>	B6[7]	I/O	D15 — External memory data line 15.
P2[16]/D16	131 <u>[7]</u>	C6[7]	I/O	D16 — External memory data line 16.
P2[17]/D17	132 <u>[7]</u>	D6 <u>[7]</u>	I/O	D17 — External memory data line 17.
P2[18]/D18	133 <u>[7]</u>	A5 <u>[7]</u>	I/O	D18 — External memory data line 18.
P2[19]/D19	134 <u>[7]</u>	B5 <u>[7]</u>	I/O	D19 — External memory data line 19.
P2[20]/D20	136 <u>[7]</u>	D5 <u>[7]</u>	I/O	<b>D20</b> — External memory data line 20.
P2[21]/D21	137 <u>[7]</u>	A4[7]	I/O	<b>D21</b> — External memory data line 21.
P2[22]/D22	1 <u>[7]</u>	A1[7]	I/O	D22 — External memory data line 22.
P2[23]/D23	10[7]	E3[7]	I/O	<b>D23</b> — External memory data line 23.

Product data sheet

# 6. Functional description

# 6.1 Architectural overview

The ARM7TDMI-S is a general purpose 32-bit microprocessor, which offers high performance and very low power consumption. The ARM architecture is based on RISC principles, and the instruction set and related decode mechanism are much simpler than those of microprogrammed CISC. This simplicity results in a high instruction throughput and impressive real-time interrupt response from a small and cost-effective processor core.

Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory.

The ARM7TDMI-S processor also employs a unique architectural strategy known as Thumb, which makes it ideally suited to high-volume applications with memory restrictions, or applications where code density is an issue.

The key idea behind Thumb is that of a super-reduced instruction set. Essentially, the ARM7TDMI-S processor has two instruction sets:

- The standard 32-bit ARM set
- A 16-bit Thumb set

The Thumb set's 16-bit instruction length allows it to approach twice the density of standard ARM code while retaining most of the ARM's performance advantage over a traditional 16-bit processor using 16-bit registers. This is possible because Thumb code operates on the same 32-bit register set as ARM code.

Thumb code is able to provide up to 65 % of the code size of ARM, and 160 % of the performance of an equivalent ARM processor connected to a 16-bit memory system.

# 6.2 On-chip flash program memory

The LPC2292/2294 incorporate a 256 kB flash memory system respectively. This memory may be used for both code and data storage. Programming of the flash memory may be accomplished in several ways. It may be programmed In System via the serial port. The application program may also erase and/or program the flash while the application is running, allowing a great degree of flexibility for data storage field firmware upgrades, etc. When the on-chip bootloader is used, 248 kB of flash memory is available for user code.

The LPC2292/2294 flash memory provides a minimum of 100000 erase/write cycles and 20 years of data retention.

On-chip bootloader (as of revision 1.64) provides Code Read Protection (CRP) for the LPC2292/2294 on-chip flash memory. When the CRP is enabled, the JTAG debug port, external memory boot and ISP commands accessing either the on-chip RAM or flash memory are disabled. However, the ISP flash erase command can be executed at any time (no matter whether the CRP is on or off). Removal of CRP is achieved by erasure of full on-chip user flash. With the CRP off, full access to the chip via the JTAG and/or ISP is restored.

# 6.3 On-chip SRAM

On-chip SRAM may be used for code and/or data storage. The SRAM may be accessed as 8-bit, 16-bit, and 32-bit. The LPC2292/2294 provide 16 kB of SRAM.

# 6.4 Memory map

The LPC2292/2294 memory maps incorporate several distinct regions, as shown in Figure 4.

In addition, the CPU interrupt vectors may be re-mapped to allow them to reside in either flash memory (the default) or on-chip static RAM. This is described in <u>Section 6.19</u> <u>"System control"</u>.



16 of 54

Table 5. Interr	rupt sourcescontinued	
Block	Flag(s)	VIC channel #
UART1	RX Line Status (RLS)	7
	Transmit Holding Register empty (THRE)	
	RX Data Available (RDA)	
	Character Time-out Indicator (CTI)	
	Modem Status Interrupt (MSI)	
	Auto-baud time-out (ABTO) <sup>[1]</sup> End of auto-baud (ABEO) <sup>[1]</sup>	
PWM0	Match 0 to 6 (MR0, MR1, MR2, MR3, MR4, MR5, MR6)	8
I2C	SI (state change)	9
SPI0	SPIF, MODF	10
SPI1 and SSP[1]	SPIF, MODF and TXRIS, RXRIS, RTRIS, RORRIS	11
PLL	PLL Lock (PLOCK)	12
RTC	RTCCIF (Counter Increment), RTCALF (Alarm)	13
System Control	External Interrupt 0 (EINT0)	14
	External Interrupt 1 (EINT1)	15
	External Interrupt 2 (EINT2)	16
	External Interrupt 3 (EINT3)	17
ADC	ADC	18
CAN	1 ORed CAN Acceptance Filter	19
	CAN1/2 Tx	20, 21
	CAN2/3 Tx (LPC2294 only)	22, 23
	reserved	24, 25
	CAN1/2 Rx	26, 27
	CAN3/4 Rx (LPC2294 only)	28,29

[1] SSP interface and UART0/1 auto-baud control are available on LPC2292/2294/01 only.

# 6.6 Pin connect block

The pin connect block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on chip peripherals. Peripherals should be connected to the appropriate pins prior to being activated, and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

# 6.7 External memory controller

The external Static Memory Controller is a module which provides an interface between the system bus and external (off-chip) memory devices. It provides support for up to four independently configurable memory banks (16 MB each with byte lane enable control) simultaneously. Each memory bank is capable of supporting SRAM, ROM, flash EPROM, burst ROM memory, or some external I/O devices.

Each memory bank may be 8-bit, 16-bit, or 32-bit wide.

# 6.8 General purpose parallel I/O (GPIO) and Fast I/O

Device pins that are not connected to a specific peripheral function are controlled by the parallel I/O registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back, as well as the current state of the port pins.

### 6.8.1 Features

- Bit-level set and clear registers allow a single instruction set or clear of any number of bits in one port.
- Direction control of individual bits.
- Separate control of output set and clear.
- All I/O default to inputs after reset.

# 6.8.2 Features added with the Fast GPIO set of registers available on LPC2292/2294/01 only

- Fast GPIO registers are relocated to the ARM local bus for the fastest possible I/O timing, enabling port pin toggling up to 3.5 times faster than earlier LPC2000 devices.
- Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
- All Fast GPIO registers are byte addressable.
- Entire port value can be written in one instruction.
- Ports are accessible via either the legacy group of registers (GPIOs) or the group of registers providing accelerated port access (Fast GPIOs).

# 6.9 10-bit ADC

The LPC2292/2294 each contain a single 10-bit successive approximation ADC with four multiplexed channels.

# 6.9.1 Features

- Measurement range of 0 V to 3 V.
- Capable of performing more than 400000 10-bit samples per second.
- Burst conversion mode for single or multiple inputs.
- Optional conversion on transition on input pin or Timer Match signal.

#### 6.9.2 ADC features available in LPC2292/2294/01 only

- Every analog input has a dedicated result register to reduce interrupt overhead.
- Every analog input can generate an interrupt once the conversion is completed.
- The ADC pads are 5 V tolerant when configured for digital I/O function(s).

# 6.10 CAN controllers and acceptance filter

The LPC2292/2294 each contain two/four CAN controllers. The CAN is a serial communications protocol which efficiently supports distributed real-time control with a very high level of security. Its domain of application ranges from high-speed networks to low cost multiplex wiring.

### 6.10.1 Features

- Data rates up to 1 Mbit/s on each bus.
- 32-bit register and RAM access.
- Compatible with CAN specification 2.0B, ISO 11898-1.
- Global Acceptance Filter recognizes 11-bit and 29-bit RX identifiers for all CAN buses.
- Acceptance Filter can provide FullCAN-style automatic reception for selected Standard identifiers.

# 6.11 UARTs

The LPC2292/2294 each contain two UARTs. In addition to standard transmit and receive data lines, the UART1 also provides a full modem control handshake interface.

# 6.11.1 Features

- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Transmission FIFO control enables implementation of software (XON/XOFF) flow control on both UARTs.
- UART1 is equipped with standard modem interface signals. This module also provides full support for hardware flow control (auto-CTS/RTS).

# 6.11.2 UART features available in LPC2292/2294/01 only

Compared to previous LPC2000 microcontrollers, UARTs in LPC2292/2294/01 introduce a fractional baud rate generator for both UARTs, enabling these microcontrollers to achieve standard baud rates such as 115200 Bd with any crystal frequency above 2 MHz. In addition, auto-CTS/RTS flow-control functions are fully implemented in hardware.

- Fractional baud rate generator enables standard baud rates such as 115200 Bd to be achieved with any crystal frequency above 2 MHz.
- Auto-bauding.
- Auto-CTS/RTS flow-control fully implemented in hardware.

# 6.12 I<sup>2</sup>C-bus serial I/O controller

The I<sup>2</sup>C-bus is bidirectional, for inter-IC control using only two wires: a serial clock line (SCL), and a serial data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or

© NXP B.V. 2011. All rights reserved.

# 6.14 SSP controller (LPC2292/94/01 only)

The SSP is a controller capable of operation on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. Data transfers are in principle full duplex, with frames of four to 16 bits of data flowing from the master to the slave and from the slave to the master.

While the SSP and SPI1 peripherals share the same physical pins, it is not possible to have both of these two peripherals active at the same time. Application can switch on the fly from SPI1 to SSP and back.

### 6.14.1 Features

- Compatible with Motorola's SPI, Texas Instrument's 4-wire SSI, and National Semiconductor's Microwire buses.
- Synchronous serial communication.
- Master or slave operation.
- 8-frame FIFOs for both transmit and receive.
- Four to 16 bits per frame.

# 6.15 General purpose timers

The Timer/Counter is designed to count cycles of the peripheral clock (PCLK) or an externally supplied clock and optionally generate interrupts or perform other actions at specified timer values, based on four match registers. It also includes four capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt. Multiple pins can be selected to perform a single capture or match function, providing an application with 'or' and 'and', as well as 'broadcast' functions among them.

#### 6.15.1 Features

- A 32-bit Timer/Counter with a programmable 32-bit Prescaler.
- Timer or external event counter operation
- Four 32-bit capture channels per timer that can take a snapshot of the timer value when an input signal transitions. A capture event may also optionally generate an interrupt.
- Four 32-bit match registers that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Four external outputs per timer corresponding to match registers, with the following capabilities:
  - Set LOW on match.
  - Set HIGH on match.
  - Toggle on match.
  - Do nothing on match.

LPC2292 2294

### 6.15.2 Features available in LPC2292/2294/01 only

The LPC2292/2294/01 can count external events on one of the capture inputs if the external pulse lasts at least one half of the period of the PCLK. In this configuration, unused capture lines can be selected as regular timer capture inputs, or used as external interrupts.

- Timer can count cycles of either the peripheral clock (PCLK) or an externally supplied clock.
- When counting cycles of an externally supplied clock, only one of the timer's capture inputs can be selected as the timer's clock. The rate of such a clock is limited to PCLK / 4. Duration of HIGH/LOW levels on the selected CAP input cannot be shorter than 1 / (2PCLK).

# 6.16 Watchdog timer

The purpose of the watchdog is to reset the microcontroller within a reasonable amount of time if it enters an erroneous state. When enabled, the watchdog will generate a system reset if the user program fails to 'feed' (or reload) the watchdog within a predetermined amount of time.

# 6.16.1 Features

- Internally resets chip if not periodically reloaded.
- Debug mode.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect/incomplete feed sequence causes reset/interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 32-bit timer with internal prescaler.
- Selectable time period from (T<sub>cy(PCLK)</sub> × 256 × 4) to (T<sub>cy(PCLK)</sub> × 2<sup>32</sup> × 4) in multiples of T<sub>cy(PCLK)</sub> × 4.

# 6.17 Real-time clock

The Real-Time Clock (RTC) is designed to provide a set of counters to measure time when normal or idle operating mode is selected. The RTC has been designed to use little power, making it suitable for battery powered systems where the CPU is not running continuously (Idle mode).

### 6.17.1 Features

- Measures the passage of time to maintain a calendar and clock.
- Ultra-low power design to support battery powered systems.
- Provides Seconds, Minutes, Hours, Day of Month, Month, Year, Day of Week, and Day of Year.
- Programmable Reference Clock Divider allows adjustment of the RTC to match various crystal frequencies.

### 6.19.7 Power control

The LPC2292/2294 support two reduced power modes: Idle mode and Power-down mode. In Idle mode, execution of instructions is suspended until either a reset or interrupt occurs. Peripheral functions continue operation during Idle mode and may generate interrupts to cause the processor to resume execution. Idle mode eliminates power used by the processor itself, memory systems and related controllers, and internal buses.

In Power-down mode, the oscillator is shut down, and the chip receives no internal clocks. The processor state and registers, peripheral registers, and internal SRAM values are preserved throughout Power-down mode, and the logic levels of chip output pins remain static. The Power-down mode can be terminated and normal operation resumed by either a reset or certain specific interrupts that are able to function without clocks. Since all dynamic operation of the chip is suspended, Power-down mode reduces chip power consumption to nearly zero.

A Power Control for Peripherals feature allows individual peripherals to be turned off if they are not needed in the application, resulting in additional power savings.

# 6.19.8 APB bus

The APB divider determines the relationship between the processor clock (CCLK) and the clock used by peripheral devices (PCLK). The APB divider serves two purposes. The first is to provide peripherals with the desired PCLK via APB bus so that they can operate at the speed chosen for the ARM processor. In order to achieve this, the APB bus may be slowed down to  $\frac{1}{2}$  to  $\frac{1}{4}$  of the processor clock rate. Because the APB bus must work properly at power-up (and its timing cannot be altered if it does not work since the APB divider control registers reside on the APB bus), the default condition at reset is for the APB bus to run at  $\frac{1}{4}$  of the processor clock rate. The second purpose of the APB divider is to allow power savings when an application does not require any peripherals to run at the full processor rate. Because the APB divider is connected to the PLL output, the PLL remains active (if it was running) during Idle mode.

# 6.20 Emulation and debugging

The LPC2292/2294 support emulation and debugging via a JTAG serial port. A trace port allows tracing program execution. Debugging and trace functions are multiplexed only with GPIOs on Port 1. This means that all communication, timer and interface peripherals residing on Port 0 are available during the development and debugging phase as they are when the application is run in the embedded system itself.

# 6.20.1 EmbeddedICE

Standard ARM EmbeddedICE logic provides on-chip debug support. The debugging of the target system requires a host computer running the debugger software and an EmbeddedICE protocol converter. EmbeddedICE protocol converter converts the remote debug protocol commands to the JTAG data needed to access the ARM core.

The ARM core has a Debug Communication Channel function built-in. The debug communication channel allows a program running on the target to communicate with the host debugger or another separate host without stopping the program flow or even entering the debug state. The debug communication channel is accessed as a co-processor 14 by the program running on the ARM7TDMI-S core. The debug

# 7. Limiting values

#### Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

		• • •				
Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>DD(1V8)</sub>	supply voltage (1.8 V)		[2]	-0.5	+2.5	V
V <sub>DD(3V3)</sub>	supply voltage (3.3 V)		[3]	-0.5	+3.6	V
V <sub>DDA(3V3)</sub>	analog supply voltage (3.3 V)			-0.5	+4.6	V
VIA	analog input voltage			-0.5	+5.1	V
VI	input voltage	5 V tolerant I/O pins	[4][5]	-0.5	+6.0	V
		other I/O pins	[4][6]	-0.5	V <sub>DD(3V3)</sub> + 0.5	V
I <sub>DD</sub>	supply current		[7][8]	-	100	mA
I <sub>SS</sub>	ground current		[8][9]	-	100	mA
Tj	junction temperature			-	150	°C
T <sub>stg</sub>	storage temperature		[10]	-65	+150	°C
P <sub>tot(pack)</sub>	total power dissipation (per package)	based on package heat transfer, not device power consumption		-	1.5	W
V <sub>esd</sub>	electrostatic discharge voltage	human body model	[11]			
		all pins		-2000	+2000	V

[1] The following applies to <u>Table 6</u>:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.

- [2] Internal rail.
- [3] External rail.
- [4] Including voltage on outputs in 3-state mode.
- [5] Only valid when the  $V_{DD(3V3)}$  supply voltage is present.
- [6] Not to exceed 4.6 V.
- [7] Per supply pin.
- [8] The peak current is limited to 25 times the corresponding maximum current.
- [9] Per ground pin.
- [10] Dependent on package type.
- [11] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k $\Omega$  series resistor.

#### 16/32-bit ARM microcontrollers with external memory interface

#### Parameter Conditions Typ[1] Symbol Min Max Unit Oscillator pins V<sub>i(XTAL1)</sub> input voltage on pin XTAL1 0 1.8 V output voltage on pin 0 1.8 V V<sub>o(XTAL2)</sub> \_ XTAL2

#### Table 7. Static characteristics ... continued

 $T_{amb} = -40$  °C to +125 °C, unless otherwise specified.

[1] Typical ratings are not guaranteed. The values listed are at room temperature (+25 °C), nominal supply voltages.

[2] Internal rail.

External rail. [3]

Including voltage on outputs in 3-state mode. [4]

V<sub>DD(3V3)</sub> supply voltages must be present. [5]

[6] 3-state outputs go into 3-state mode when V<sub>DD(3V3)</sub> is grounded.

[7] Accounts for 100 mV voltage drop in all supply lines.

[8] Allowed as long as the current limit does not exceed the maximum current allowed by the device.

[9] Minimum condition for  $V_I = 4.5$  V, maximum condition for  $V_I = 5.5$  V.

[10] Applies to P1[25:16].

[11] See the LPC2119/2129/2194/2292/2294 User Manual.

[12] To V<sub>SS</sub>.

#### Table 8. **ADC static characteristics**

V<sub>DDA</sub> = 2.5 V to 3.6 V; T<sub>amb</sub> = -40 °C to +125 °C unless otherwise specified. ADC frequency 4.5 MHz.

			-		-		
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V <sub>IA</sub>	analog input voltage			0	-	V <sub>DDA</sub>	V
C <sub>ia</sub>	analog input capacitance			-	-	1	pF
E <sub>D</sub>	differential linearity error		[1][2][3]	-	-	±1	LSB
E <sub>L(adj)</sub>	integral non-linearity		[1][4]	-	-	±2	LSB
Eo	offset error		[1][5]	-	-	±3	LSB
E <sub>G</sub>	gain error		[1][6]	-	-	±0.5	%
Ε <sub>T</sub>	absolute error		[1][7]	-	-	±4	LSB

[1] Conditions:  $V_{SSA} = 0$  V,  $V_{DDA} = 3.3$  V.

The ADC is monotonic, there are no missing codes. [2]

The differential linearity error (E<sub>D</sub>) is the difference between the actual step width and the ideal step width. See Figure 5. [3]

The integral non-linearity (EL(adj)) is the peak difference between the center of the steps of the actual and the ideal transfer curve after [4] appropriate adjustment of gain and offset errors. See Figure 5.

The offset error (E<sub>0</sub>) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the [5] ideal curve. See Figure 5.

The gain error (E<sub>G</sub>) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset [6] error, and the straight line which fits the ideal transfer curve. See Figure 5.

The absolute voltage error  $(E_T)$  is the maximum difference between the center of the steps of the actual transfer curve of the [7] non-calibrated ADC and the ideal transfer curve. See Figure 5.

# **NXP Semiconductors**

# LPC2292/2294

#### 16/32-bit ARM microcontrollers with external memory interface





LPC2292\_2294

#### 16/32-bit ARM microcontrollers with external memory interface





# **NXP Semiconductors**

# LPC2292/2294

#### 16/32-bit ARM microcontrollers with external memory interface





Core voltage 1.8 V; $T_{amb} = 25 \ ^{\circ}C$ ; all measurements in $\mu A$ ; PCLK = $^{CCLK}_{4}$ ; all peripherals enabled.						
Peripheral	CCLK = 12 MHz	CCLK = 48 MHz	CCLK = 60 MHz			
PWM0	103	341	407			
l <sup>2</sup> C-bus	9	37	53			
SPI0/1	6	27	29			
RTC	16	55	78			
PCEMC	306	994	1205			
ADC	33	128	167			
CAN1/2	229	771	914			

**Table 9.** Typical LPC2292/01 peripheral power consumption in active mode ... continued Core voltage 1.8 V:  $T_{exc} = 25 \, \%$ : all measurements in uA: PCLK = CCLK/c: all peripherals enabled

 Table 10.
 Typical LPC2294/01 peripheral power consumption in active mode

Core voltage 1.8 V;  $T_{amb} = 25 \, ^{\circ}$ C; all measurements in  $\mu$ A; PCLK = <sup>CCLK</sup>/<sub>4</sub>; all peripherals enabled.

-			
Peripheral	CCLK = 12 MHz	CCLK = 48 MHz	CCLK = 60 MHz
Timer0	43	141	184
Timer1	46	150	180
UART0	98	320	398
UART1	103	351	421
PWM0	103	341	407
l <sup>2</sup> C-bus	9	37	53
SPI0/1	6	27	29
RTC	16	55	78
PCEMC	306	994	1205
ADC	33	128	167
CAN1/2/3/4	230	769	912

# 9. Dynamic characteristics

#### Table 11. Dynamic characteristics

 $T_{amb} = -40 \text{ °C to } +125 \text{ °C}; V_{DD(1V8)}, V_{DD(3V3)} \text{ over specified ranges.}$ [1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
External cloc	:k					
f <sub>osc</sub>	oscillator frequency	supplied by an external oscillator (signal generator)	1	-	25	MHz
		external clock frequency supplied by an external crystal oscillator	1	-	25	MHz
		external clock frequency if on-chip PLL is used	10	-	25	MHz
		external clock frequency if on-chip bootloader is used for initial code download	10	-	25	MHz
T <sub>cy(clk)</sub>	clock cycle time		20	-	1000	ns
t <sub>CHCX</sub>	clock HIGH time		$\rm T_{cy(clk)} \times 0.4$	-	-	ns
t <sub>CLCX</sub>	clock LOW time		$\frac{T_{cy(clk)} \times 0.4}{T_{cy(clk)} \times 0.4}$	-	-	ns

LPC2292\_2294

#### 16/32-bit ARM microcontrollers with external memory interface

### Table 12. External memory interface dynamic characteristics

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
Common	to read and write cycles					
t <sub>CHAV</sub>	XCLK HIGH to address valid time		-	-	10	ns
t <sub>CHCSL</sub>	XCLK HIGH to CS LOW time		-	-	10	ns
tснсян	XCLK HIGH to CS HIGH time		-	-	10	ns
t <sub>CHANV</sub>	XCLK HIGH to address invalid time		-	-	10	ns
Read cyc	le parameters					
t <sub>CSLAV</sub>	CS LOW to address valid time	<u>[</u>	<u>l</u> –5	-	+10	ns
t <sub>OELAV</sub>	OE LOW to address valid time	<u>[</u>	1 –5	-	+10	ns
t <sub>CSLOEL</sub>	CS LOW to OE LOW time		-5	-	+5	ns
t <sub>am</sub>	memory access time	[2][3	<sup>8</sup> ] (T <sub>cy(CCLK)</sub> × (2 + WST1)) + (−20)	-	-	ns
t <sub>am(ibr)</sub>	memory access time (initial burst-ROM)	[2][:	<sup>3]</sup> (T <sub>cy(CCLK)</sub> × (2 + WST1)) + (−20)	-	-	ns
t <sub>am(sbr)</sub>	memory access time (subsequent burst-ROM)	[2][4	H_T <sub>cy(CCLK)</sub> + (-20)	-	-	ns
t <sub>h(D)</sub>	data input hold time	[{	5] 0	-	-	ns
t <sub>CSHOEH</sub>	CS HIGH to OE HIGH time		-5	-	+5	ns
t <sub>OEHANV</sub>	OE HIGH to address invalid time		-5	-	+5	ns
t <sub>CHOEL</sub>	XCLK HIGH to OE LOW time		-5	-	+5	ns
t <sub>СНОЕН</sub>	XCLK HIGH to OE HIGH time		-5	-	+5	ns
Write cyc	le parameters					
t <sub>AVCSL</sub>	address valid to $\overline{\text{CS}}$ LOW time	<u>1</u>	Ц Т <sub>су(ССLК)</sub> – 10	-	-	ns
t <sub>CSLDV</sub>	CS LOW to data valid time		-5	-	+5	ns
t <sub>CSLWEL</sub>	CS LOW to WE LOW time		-5	-	+5	ns
t <sub>CSLBLSL</sub>	CS LOW to BLS LOW time		-5	-	+5	ns
t <sub>WELDV</sub>	WE LOW to data valid time		-5	-	+5	ns
t <sub>CSLDV</sub>	$\overline{\text{CS}}$ LOW to data valid time		-5	-	+5	ns
twelweh	WE LOW to WE HIGH time	<u>[</u> ;	2] T <sub>cy(CCLK)</sub> × (1 + WST2) – 5	-	$T_{cy(CCLK)} \times (1 + WST2) + 5$	ns
t <sub>BLSLBLSH</sub>	BLS LOW to BLS HIGH time	[2	킨 T <sub>cy(CCLK)</sub> × (1 + WST2) – 5	-	T <sub>су(ССLK)</sub> × (1 + WST2) + 5	ns
t <sub>WEHANV</sub>	WE HIGH to address invalid time	[2	21 T <sub>cy(CCLK)</sub> – 5	-	$T_{cy(CCLK)}$ + 5	ns
t <sub>WEHDNV</sub>	$\overline{\text{WE}}$ HIGH to data invalid time	[2	<sup>2]</sup> (2 × T <sub>cy(CCLK)</sub> ) – 5	-	$(2 \times T_{cy(CCLK)}) + 5$	ns
t <sub>BLSHANV</sub>	BLS HIGH to address invalid time	<u>[</u> 2	인 T <sub>cy(CCLK)</sub> – 5	-	T <sub>cy(CCLK)</sub> + 5	ns

LPC2292\_2294

# 13. Legal information

# 13.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <u>http://www.nxp.com</u>.

# 13.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

# 13.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 16/32-bit ARM microcontrollers with external memory interface

# 15. Contents

1	General description 1
2	Features and benefits 1
2.1	Key features brought by LPC2292/2294/01 devices
2.2	Key features common for all devices 1
3	Ordering information 2
3.1	Ordering options 3
4	Block diagram 4
5	Pinning information 5
5.1	Pinning
5.2	Pin description 8
6	Functional description 15
6.1	Architectural overview
6.2	On-chip flash program memory 15
6.3	On-chip SRAM
6.4	Memory map 16
6.5	Interrupt controller 17
6.5.1	Interrupt sources 17
6.6	Pin connect block 18
6.7	External memory controller
6.8	General purpose parallel I/O (GPIO)
	and Fast I/O
6.8.1	Features 19
6.8.2	Features added with the Fast GPIO set of
<u> </u>	registers available on LPC2292/2294/01 only 19
6.9 6.9.1	10-bit ADC
6.9.1	Features
0.9.2	only
6.10	CAN controllers and acceptance filter 20
6.10.1	Features
6.11	UARTs
6.11.1	Features
6.11.2	UART features available in LPC2292/2294/01
	only
6.12	I <sup>2</sup> C-bus serial I/O controller 20
6.12.1	Features
6.13	SPI serial I/O controller 21
6.13.1	Features
6.13.2	Features available in LPC2292/2294/01 only. 21
6.14	SSP controller (LPC2292/94/01 only) 22
6.14.1	Features
6.15	General purpose timers
6.15.1	Features
6.15.2	Features available in LPC2292/2294/01 only. 23
6.16	Watchdog timer
6.16.1	Features

6.17	Real-time clock	23
6.17.1	Features	23
6.18	Pulse width modulator	24
6.18.1	Features	24
6.19	System control	25
6.19.1	Crystal oscillator	25
6.19.2	PLL	25
6.19.3	Reset and wake-up timer	25
6.19.4	Code security (Code Read Protection - CRP)	26
6.19.5	External interrupt inputs	26
6.19.6	Memory mapping control	26
6.19.7	Power control	27
6.19.8	APB bus	27
6.20	Emulation and debugging	27
6.20.1	EmbeddedICE	27
6.20.2	Embedded trace	28
6.20.3	RealMonitor	28
7	Limiting values	29
8	Static characteristics	30
8.1	Power consumption measurements for	
	LPC2292/01 and LPC2294/01	34
9	Dynamic characteristics	42
9.1	Timing	46
10	Package outline	48
11	Abbreviations	50
12	Revision history	51
13	Legal information	52
13.1	Data sheet status	52
13.2	Definitions	52
13.3	Disclaimers	52
13.4	Trademarks	53
14	Contact information	53
15	Contents	54
13		

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2011.

#### All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 8 June 2011 Document identifier: LPC2292\_2294