

Welcome to **E-XFL.COM**

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of Embedded - Microprocessors

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Obsolete
Core Processor	PowerPC G2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	300MHz
Co-Processors/DSP	Communications; RISC CPM
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (3)
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	480-LBGA Exposed Pad
Supplier Device Package	480-TBGA (37.5x37.5)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8250azupibc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Electrical and Thermal Characteristics

2 Electrical and Thermal Characteristics

This section provides AC and DC electrical specifications and thermal characteristics for the MPC8250.

2.1 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MPC8250. Table 1 shows the maximum electrical ratings.

Table 1. Absolute Maximum Ratings ¹

Rating	Symbol	Value	Unit
Core supply voltage ²	VDD	-0.3 – 2.5	V
PLL supply voltage ²	VCCSYN	-0.3 – 2.5	V
I/O supply voltage ³	VDDH	-0.3 – 4.0	V
Input voltage ⁴	VIN	GND(-0.3) - 3.6	V
Junction temperature	T _j	120	°C
Storage temperature range	T _{STG}	(-55) – (+150)	°C

Absolute maximum ratings are stress ratings only; functional operation (see Table 2) at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage.

Table 2 lists recommended operational voltage conditions.

Table 2. Recommended Operating Conditions ¹

Rating	Symbol	Value			Unit
Core supply voltage	VDD	1.7 – 1.9 ²	1.7–2.1 ³	1.9 –2.2 ⁴	V
PLL supply voltage	VCCSYN	1.7 – 1.9 ²	1.7–2.1 ³	1.9–2.2 ⁴	V
I/O supply voltage	VDDH		V		
Input voltage	VIN	G	V		
Junction temperature (maximum)	Tj	105 ⁵			°C
Ambient temperature	T _A		0–70 ⁵		°C

Caution: These are the recommended and tested operating conditions. Proper device operating outside of these conditions is not guaranteed.

² Caution: VDD/VCCSYN must not exceed VDDH by more than 0.4 V at any time, including during power-on reset.

Caution: VDDH can exceed VDD/VCCSYN by 3.3 V during power on reset by no more than 100 mSec. VDDH should not exceed VDD/VCCSYN by more than 2.5 V during normal operation.

⁴ Caution: VIN must not exceed VDDH by more than 2.5 V at any time, including during power-on reset.

² CPU frequency less than or equal to 200 MHz.

³ CPU frequency greater than 200 MHz but less than 233 MHz.

⁴ CPU frequency greater than or equal to 233 MHz.

⁵ Note that for extended temperature parts the range is $(-40)_{T_{\Delta}}$ – $105_{T_{1}}$



NOTE: Core, PLL, and I/O Supply Voltages

VDDH, VCCSYN, and VDD must track each other and both must vary in the same direction—in the positive direction (+5% and +0.1 Vdc) or in the negative direction (-5% and -0.1 Vdc).

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (either GND or V_{CC}).

Figure 2 shows the undershoot and overshoot voltage of the 60x and local bus memory interface of the MPC8280. Note that in PCI mode the I/O interface is different.




Figure 2. Overshoot/Undershoot Voltage

Table 3 shows DC electrical characteristics.

Table 3. DC Electrical Characteristics 1

Characteristic	Symbol	Min	Max	Unit
Input high voltage, all inputs except CLKIN	V _{IH}	2.0	3.465	V
Input low voltage	V _{IL}	GND	0.8	V
CLKIN input high voltage	V _{IHC}	2.4	3.465	V
CLKIN input low voltage	V _{ILC}	GND	0.4	V
Input leakage current, V _{IN} = VDDH ²	I _{IN}	_	10	μΑ
Hi-Z (off state) leakage current, V _{IN} = VDDH ²	I _{OZ}	_	10	μΑ
Signal low input current, V _{IL} = 0.8 V	Ι _L	_	1	μΑ
Signal high input current, V _{IH} = 2.0 V	I _H	_	1	μΑ
Output high voltage, I _{OH} = −2 mA	V _{OH}	2.4	_	V



Electrical and Thermal Characteristics

Table 3. DC Electrical Characteristics ¹ (continued)

Characteristic	Symbol	Min	Max	Unit
I _{OL} = 7.0mA	V _{OL}	_	0.4	V
BR	02			
BG				
ABB/IRQ2				
TS				
A[0-31]				
TT[0-4]				
TBST				
TSIZE[0-3]				
AACK				
ARTRY				
DBG				
DBB/IRQ3				
D[0-63]				
DP(0)/RSRV/EXT_BR2				
DP(1)/IRQ1/EXT_BG2				
DP(2)/TLBISYNC/IRQ2/EXT_DBG2				
DP(3)/IRQ3/EXT_BR3/CKSTP_OUT				
DP(4)/IRQ4/EXT_BG3/CORE_SREST				
DP(5)/TBEN/IRQ5/EXT_DBG3				
DP(6)/CSE(0)/IRQ6				
DP(7)/CSE(1)/IRQ7				
PSDVAL				
TA				
TEA				
GBL/IRQ1				
CI/BADDR29/IRQ2				
WT/BADDR30/IRQ3				
L2_HIT/IRQ4				
CPU_BG/BADDR31/IRQ5				
CPU_DBG				
CPU_BR				
IRQ0/NMI_OUT IRQ7/INT_OUT/APE				
PORESET				
HRESET				
SRESET RSTCONF				
QREQ				
UNEU	1			1



Table 3. DC Electrical Characteristics ¹ (continued)

Characteristic	Symbol	Min	Max	Unit
I _{OL} = 5.3mA	V _{OL}	_	0.4	V
OS 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0	, OL		0.1	
CS(10)/BCTL1				
CS(11)/AP(0)				
BADDR[27–28]				
ALE				
BCTL0				
PWE(0:7)/PSDDQM(0:7)/PBS(0:7)				
PSDA10/PGPL0				
PSDWE/PGPL1				
POE/PSDRAS/PGPL2				
PSDCAS/PGPL3				
PGTA/PUPMWAIT/PGPL4/PPBS				
PSDAMUX/PGPL5				
LWE[0-3]LSDDQM[0:3]/LBS[0-3]/PCI_CFG[0-3				
LSDA10/LGPL0/PCI_MODCKH0				
LSDWE/LGPL1/PCI_MODCKH1				
LOE/LSDRAS/LGPL2/PCI_MODCKH2				
LSDCAS/LGPL3/PCI_MODCKH3				
LGTA/LUPMWAIT/LGPL4/LPBS				
LSDAMUX/LGPL5/PCI_MODCK				
<u>LWR</u>				
MODCK1/AP(1)/TC(0)/BNKSEL(0)				
MODCK2/AP(2)/TC(1)/BNKSEL(1)				
MODCK3/AP(3)/TC(2)/BNKSEL(2)				
$I_{OL} = 3.2 \text{mA}$				
L_A14/PAR				
L_A15/FRAME/SMI				
L_A16/TRDY				
L_A17/IRDY/CKSTP_OUT				
L_A18/STOP				
L_A19/DEVSEL				
L_A20/IDSEL				
L_A21/PERR				
L_A22/SERR				
L_A23/REQ0				
L_A24/REQ1/HSEJSW				
L_A25/GNT0				
L_A26/GNT1/HSLED				
L_A27/GNT2/HSENUM				
L_A28/RST/CORE_SRESET				
L_A29/INTA				
L_A30/REQ2				
L_A31				
LCL_D(0-31)/AD(0-31)				
LCL_DP(0-3)/C/BE(0-3)				
PA[0-31]				
PB[4–31]				
PC[0-31]				
PD[4-31]				
TDO				



where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and P_D and P_D are obtained by solving equations (1) and (2) iteratively for any value of P_D .

2.3.1 Layout Practices

Each V_{CC} pin should be provided with a low-impedance path to the board's power supply. Each ground pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The V_{CC} power supply should be bypassed to ground using at least four 0.1 μF by-pass capacitors located as close as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip V_{CC} and ground should be kept to less than half an inch per capacitor lead. A four-layer board is recommended, employing two inner layers as V_{CC} and GND planes.

All output pins on the MPC8250 have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized in order to minimize overdamped conditions and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the V_{CC} and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.

Table 5 provides preliminary, estimated power dissipation for various configurations. Note that suitable thermal management is required for conditions above $P_D = 3W$ (when the ambient temperature is 70° C or greater) to ensure the junction temperature does not exceed the maximum specified value. Also note that the I/O power should be included when determining whether to use a heat sink.

						P _{INT}	(W) ²	
Bus (MHz)	CPM Multiplier	Core CPU Multiplier	CPM (MHz)	CPU (MHz)	Vddl 1	.8 Volts	Vddl 2	.0 Volts
					Nominal	Maximum	Nominal	Maximum
66.66	2	3	133	200	1.2	2	1.8	2.3
66.66	2.5	3	166	200	1.3	2.1	1.9	2.3
66.66	3	4	200	266	_	_	2.3	2.9
66.66	3	4.5	200	300	_	_	2.4	3.1
83.33	2	3	166	250	_	_	2.2	2.8
83.33	2	3	166	250	_	_	2.2	2.8
83.33	2.5	3.5	208	291	_	_	2.4	3.1


Table 5. Estimated Power Dissipation for Various Configurations ¹

¹ Test temperature = room temperature (25° C)

 $^{^{2}}$ $P_{INT} = I_{DD} \times V_{DD}$ Watts



Figure 6 shows the SCC/SMC/SPI/I²C internal clock.




Note: There are four possible timing conditions for SCC and SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 6. SCC/SMC/SPI/I²C Internal Clock Diagram

Figure 7 shows TDM input and output signals.



Note: There are four possible TDM timing conditions:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 7. TDM Signal Diagram



Electrical and Thermal Characteristics

Figure 9 shows the interaction of several bus signals.




Figure 9. Bus Signals

Figure 10 shows signal behavior for all parity modes (including ECC, RMW parity, and standard parity).




Figure 10. Parity Mode Diagram

MPC8250 Hardware Specifications, Rev. 2



MODCK[1-3]	Input Clock Frequency	CPM Multiplication Factor	CPM Frequency	Core Multiplication Factor	Core Frequency
100	66 MHz	2	133 MHz	2.5	166 MHz
101	66 MHz	2	133 MHz	3	200 MHz
110	66 MHz	2.5	166 MHz	2.5	166 MHz
111	66 MHz	2.5	166 MHz	3	200 MHz

Table 14 describes all possible clock configurations when using the hard reset configuration sequence. Note also that basic modes are shown in **boldface** type. The frequencies listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device.

Table 14. Clock Configuration Modes ¹

MODCK_H-MODCK[1-3]	Input Clock Frequency ^{2,3}	CPM Multiplication Factor ²	CPM Frequency ²	Core Multiplication Factor ²	Core Frequency ²
0001_000	33 MHz	2	66 MHz	4	133 MHz
0001_001	33 MHz	2	66 MHz	5	166 MHz
0001_010	33 MHz	2	66 MHz	6	200 MHz
0001_011	33 MHz	2	66 MHz	7	233 MHz
0001_100	33 MHz	2	66 MHz	8	266 MHz
			1		Г
0001_101	33 MHz	3	100 MHz	4	133 MHz
0001_110	33 MHz	3	100 MHz	5	166 MHz
0001_111	33 MHz	3	100 MHz	6	200 MHz
0010_000	33 MHz	3	100 MHz	7	233 MHz
0010_001	33 MHz	3	100 MHz	8	266 MHz
0010_010	33 MHz	4	133 MHz	4	133 MHz
0010_011	33 MHz	4	133 MHz	5	166 MHz
0010_100	33 MHz	4	133 MHz	6	200 MHz
0010_101	33 MHz	4	133 MHz	7	233 MHz
0010_110	33 MHz	4	133 MHz	8	266 MHz
0010_111	33 MHz	5	166 MHz	4	133 MHz
0011_000	33 MHz	5	166 MHz	5	166 MHz
0011_001	33 MHz	5	166 MHz	6	200 MHz
0011_010	33 MHz	5	166 MHz	7	233 MHz
0011_011	33 MHz	5	166 MHz	8	266 MHz



Clock Configuration Modes

3.2.1 PCI Host Mode

The frequencies listed in Table 15 are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device.

Table 15. Clock Default Configurations in PCI Host Mode (MODCK_HI = 0000)

MODCK[1-3] ¹	Input Clock Frequency (Bus)	CPM Multiplication Factor	CPM Frequency	Core Multiplication Factor	Core Frequency	PCI Division Factor ²	PCI Frequency ²
000	66 MHz	2	133 MHz	2.5	166 MHz	2/4	66/33 MHz
001	66 MHz	2	133 MHz	3	200 MHz	2/4	66/33 MHz
010	66 MHz	2.5	166 MHz	3	200 MHz	3/6	55/28 MHz
011	66 MHz	2.5	166 MHz	3.5	233 MHz	3/6	55/28 MHz
100	66 MHz	2.5	166 MHz	4	266 MHz	3/6	55/28 MHz
101	66 MHz	3	200 MHz	3	200 MHz	3/6	66/33 MHz
110	66 MHz	3	200 MHz	3.5	233 MHz	3/6	66/33 MHz
111	66 MHz	3	200 MHz	4	266 MHz	3/6	66/33 MHz

¹ Assumes MODCK_HI = 0000.

Table 16 describes all possible clock configurations when using the MPC8250's internal PCI bridge in host mode.

Table 16. Clock Configuration Modes in PCI Host Mode

MODCK_H - MODCK[1- 3]	Input Clock Frequency ¹ (Bus)	CPM Multiplication Factor	CPM Frequency	Core Multiplication Factor	Core Frequency	PCI Division Factor ²	PCI Frequency ²
0001_000	33 MHz	3	100 MHz	5	166 MHz	3/6	33/16 MHz
0001_001	33 MHz	3	100 MHz	6	200 MHz	3/6	33/16 MHz
0001_010	33 MHz	3	100 MHz	7	233 MHz	3/6	33/16 MHz
0001_011	33 MHz	3	100 MHz	8	266 MHz	3/6	33/16 MHz
0010_000	33 MHz	4	133 MHz	5	166 MHz	4/8	33 /16 MHz
0010_001	33 MHz	4	133 MHz	6	200 MHz	4/8	33/16 MHz
0010_010	33 MHz	4	133 MHz	7	233 MHz	4/8	33/16 MHz
0010_011	33 MHz	4	133 MHz	8	266 MHz	4/8	33/16 MHz
0011_000 ³	33 MHz	5	166 MHz	5	166 MHz	5	33 MHz
0011_001 ³	33 MHz	5	166 MHz	6	200 MHz	5	33 MHz

MPC8250 Hardware Specifications, Rev. 2

The frequency depends on the value of PCI_MODCK. If PCI_MODCK is high (logic '1'), the PCI frequency is divided by 2 (33 instead of 66 MHz, etc.) Refer to Table 12.

Clock Configuration Modes

Table 16. Clock Configuration Modes in PCI Host Mode (continued)

MODCK_H - MODCK[1- 3]	Input Clock Frequency ¹ (Bus)	CPM Multiplication Factor	CPM Frequency	Core Multiplication Factor	Core Frequency	PCI Division Factor ²	PCI Frequency ²
1001_001	66 MHz	3.5	233 MHz	3	200 MHz	4/8	58/29 MHz
1001_010	66 MHz	3.5	233 MHz	3.5	233 MHz	4/8	58/29 MHz
1001_011	66 MHz	3.5	233 MHz	4	266 MHz	4/8	58/29 MHz
1001_100	66 MHz	3.5	233 MHz	4.5	300 MHz	4/8	58/29 MHz
1010_000	100 MHz	2	200 MHz	2	200 MHz	3/6	66/33 MHz
1010_001	100 MHz	2	200 MHz	2.5	250 MHz	3/6	66/33 MHz
1010_010	100 MHz	2	200 MHz	3	300 MHz	3/6	66/33 MHz
1010_011	100 MHz	2	200 MHz	3.5	350 MHz	3/6	66/33 MHz
1010_100	100 MHz	2	200 MHz	4	400 MHz	3/6	66/33 MHz
1011_000	100 MHz	2.5	250 MHz	2	200 MHz	4/8	62/31 MHz
1011_001	100 MHz	2.5	250 MHz	2.5	250 MHz	4/8	62/31MHz
1011_010	100 MHz	2.5	250 MHz	3	300 MHz	4/8	62/31 MHz
1011_011	100 MHz	2.5	250 MHz	3.5	350 MHz	4/8	62/31 MHz
1011_100	100 MHz	2.5	250 MHz	4	400 MHz	4/8	62/31 MHz

Input clock frequency is given only for the purpose of reference. User should set MODCK_H-MODCK_L so that the resulting configuration does not exceed the frequency rating of the user's part.

3.2.2 PCI Agent Mode

The frequencies listed in Table 17 are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device.

Table 17. Clock Default Configurations in PCI Agent Mode (MODCK_HI = 0000)

MODCK[1-3] ¹	Input Clock Frequency (PCI) ²	CPM Multiplication Factor ²	CPM Frequency	Core Multiplication Factor	Core Frequency ³	Bus Division Factor	60x Bus Frequency ⁴
000	66/33 MHz	2/4	133 MHz	2.5	166 MHz	2	66 MHz
001	66/33 MHz	2/4	133 MHz	3	200 MHz	2	66 MHz
010	66/33 MHz	3/6	200 MHz	3	200 MHz	3	66 MHz
011	66/33 MHz	3/6	200 MHz	4	266 MHz	3	66 MHz

The frequency depends on the value of PCI_MODCK. If PCI_MODCK is high (logic '1'), the PCI frequency is divided by 2 (33 instead of 66 MHz, etc.). Refer to Table 12

³ In this mode, PCI_MODCK must be "0".



Table 17. Clock Default Configurations in PCI Agent Mode (MODCK HI = 00	Table 17.	Clock Default Confi	gurations in PCI A	laent Mode (MODCK HI = 000	0)
---	-----------	---------------------	--------------------	--------------	----------------	----

MODCK[1-3] ¹	Input Clock Frequency (PCI) ²	CPM Multiplication Factor ²	CPM Frequency	Core Multiplication Factor	Core Frequency ³	Bus Division Factor	60x Bus Frequency ⁴
100	66/33 MHz	3/6	200 MHz	3	240 MHz	2.5	80 MHz
101	66/33 MHz	3/6	200 MHz	3.5	280 MHz	2.5	80 MHz
110	66/33 MHz	4/8	266 MHz	3.5	300 MHz	3	88 MHz
111	66/33 MHz	4/8	266 MHz	3	300 MHz	2.5	100 MHz

¹ Assumes MODCK_HI = 0000.

Table 18 describes all possible clock configurations when using the MPC8250's internal PCI bridge in agent mode.

Table 18. Clock Configuration Modes in PCI Agent Mode

MODCK_H _ MODCK[1- 3]	Input Clock Frequency (PCI) 1, 2	CPM Multiplication Factor ¹	CPM Frequency	Core Multiplication Factor	Core Frequency ³	Bus Division Factor	60x Bus Frequency ⁴
0001_001	66/33 MHz	2/4	133 MHz	5	166 MHz	4	33 MHz
0001_010	66/33 MHz	2/4	133 MHz	6	200 MHz	4	33 MHz
0001_011	66/33 MHz	2/4	133 MHz	7	233 MHz	4	33 MHz
0001_100	66/33 MHz	2/4	133 MHz	8	266 MHz	4	33 MHz
0010_001	50/25 MHz	3/6	150 MHz	3	180 MHz	2.5	60 MHz
0010_010	50/25 MHz	3/6	150 MHz	3.5	210 MHz	2.5	60 MHz
0010_011	50/25 MHz	3/6	150 MHz	4	240 MHz	2.5	60 MHz
0010_100	50/25 MHz	3/6	150 MHz	4.5	270 MHz	2.5	60 MHz
0011_000	66/33 MHz	2/4	133 MHz	2.5	110MHz	3	44 MHz
0011_001	66/33 MHz	2/4	133 MHz	3	132 MHz	3	44 MHz
0011_010	66/33 MHz	2/4	133 MHz	3.5	154 MHz	3	44 MHz
0011_011	66/33 MHz	2/4	133 MHz	4	176MHz	3	44 MHz
0011_100	66/33 MHz	2/4	133 MHz	4.5	198 MHz	3	44 MHz
0100_000	66/33 MHz	3/6	200 MHz	2.5	166 MHz	3	66 MHz
0100_001	66/33 MHz	3/6	200 MHz	3	200 MHz	3	66 MHz
0100_010	66/33 MHz	3/6	200 MHz	3.5	233 MHz	3	66 MHz

² The frequency depends on the value of PCI_MODCK. If PCI_MODCK is high (logic '1'), the PCI frequency is divided by 2 (33 instead of 66 MHz, etc.) and the CPM multiplication factor is multiplied by 2. Refer to Table 12

³ Core frequency = (60x bus frequency)(core multiplication factor)

⁴ Bus frequency = CPM frequency / bus division factor



Table 20. MPC8250 TBGA Package Pinout List (continued)

Pin Name	Ball
D37	C8
D38	E7
D39	A3
D40	D18
D41	A17
D42	A14
D43	B12
D44	A10
D45	D8
D46	B6
D47	C4
D48	C18
D49	E16
D50	B14
D51	C12
D52	B10
D53	A7
D54	C6
D55	D5
D56	B18
D57	B16
D58	E14
D59	D12
D60	C10
D61	E8
D62	D6
D63	C2
DP0/RSRV/EXT_BR2	B22
IRQ1/DP1/EXT_BG2	A22
IRQ2/DP2/TLBISYNC/EXT_DBG2	E21
IRQ3/DP3/CKSTP_OUT/EXT_BR3	D21
IRQ4/DP4/CORE_SRESET/EXT_BG3	C21
IRQ5/DP5/TBEN/EXT_DBG3	B21
ĪRQ6/DP6/CSE0	A21
IRQ7/DP7/CSE1	E20

MPC8250 Hardware Specifications, Rev. 2



Table 20. MPC8250 TBGA Package Pinout List (continued)

Pin Name	Ball
PSDVAL	V3
TA	C22
TEA	V5
GBL/IRQ1	W1
CI/BADDR29/IRQ2	U2
WT/BADDR30/IRQ3	U3
L2_HIT/IRQ4	Y4
CPU_BG/BADDR31/IRQ5	U4
CPU_DBG	R2
CPU_BR	Y3
CS0	F25
CS1	C29
CS2	E27
CS3	E28
CS4	F26
CS5	F27
CS6	F28
CS7	G25
CS8	D29
CS9	E29
CS10/BCTL1	F29
CS11/AP0	G28
BADDR27	T5
BADDR28	U1
ALE	T2
BCTL0	A27
PWE0/PSDDQM0/PBS0	C25
PWE1/PSDDQM1/PBS1	E24
PWE2/PSDDQM2/PBS2	D24
PWE3/PSDDQM3/PBS3	C24
PWE4/PSDDQM4/PBS4	B26
PWE5/PSDDQM5/PBS5	A26
PWE6/PSDDQM6/PBS6	B25
PWE7/PSDDQM7/PBS7	A25
PSDA10/PGPL0	E23



Table 20. MPC8250 TBGA Package Pinout List (continued)

Pin Name	Ball
PB24/FCC2_TXD2/L1RSYNCC2	AJ9 ¹
PB25/FCC2_TXD3/L1TSYNCC2/L1GNTC2	AE9 ¹
PB26/FCC2_MII_CRS/L1RXDC2	AJ7 ¹
PB27/FCC2_MII_COL/L1TXDC2	AH6 ¹
PB28/FCC2_MII_RX_ER/FCC2_RTS/L1TSYNCB2/L1GNTB2/TXD1	AE3 ¹
PB29/L1RSYNCB2/FCC2_MII_TX_EN	AE2 ¹
PB30/FCC2_MII_RX_DV/L1RXDB2	AC5 ¹
PB31/FCC2_MII_TX_ER/L1TXDB2	AC4 ¹
PC0/DREQ1/BRGO7/SMSYN2/L1CLKOA2	AB26 ¹
PC1/DREQ2/BRGO6/L1RQA2	AD29 ¹
PC2/FCC3_CD/DONE2	AE29 ¹
PC3/FCC3_CTS/DACK2/CTS4	AE27 ¹
PC4/SI2_L1ST4/FCC2_CD	AF27 ¹
PC5/SI2_L1ST3/FCC2_CTS	AF24 ¹
PC6/FCC1_CD	AJ26 ¹
PC7/FCC1_CTS	AJ25 ¹
PC8/CD4/RENA4/SI2_L1ST2/CTS3	AF22 ¹
PC9/CTS4/CLSN4/SI2_L1ST1/L1TSYNCA2/L1GNTA2	AE21 ¹
PC10/CD3/RENA3	AF20 ¹
PC11/CTS3/CLSN3/L1TXD3A2	AE19 ¹
PC12/CD2/RENA2	AE18 ¹
PC13/CTS2/CLSN2	AH18 ¹
PC14/CD1/RENA1	AH17 ¹
PC15/CTS1/CLSN1/SMTXD2	AG16 ¹
PC16/CLK16/TIN4	AF15 ¹
PC17/CLK15/TIN3/BRGO8	AJ15 ¹
PC18/CLK14/TGATE2	AH14 ¹
PC19/CLK13/BRGO7/SPICLK	AG13 ¹
PC20/CLK12/TGATE1	AH12 ¹
PC21/CLK11/BRGO6	AJ11 ¹
PC22/CLK10/DONE1	AG10 ¹
PC23/CLK9/BRGO5/DACK1	AE10 ¹
PC24/CLK8/TOUT4	AF9 ¹
PC25/CLK7/BRGO4	AE8 ¹
PC26/CLK6/TOUT3/TMCLK	AJ6 ¹

MPC8250 Hardware Specifications, Rev. 2



Table 20. MPC8250 TBGA Package Pinout List (continued)

Pin Name	Ball
GNDSYN	AB1
CLKIN2	AE11
SPARE4 ²	U5
PCI_MODE ³	AF25
SPARE6 ²	V4
THERMAL0 ⁴	AA1
THERMAL1 ⁴	AG4
I/O power	AG21, AG14, AG8, AJ1, AJ2, AH1, AH2, AG3, AF4, AE5, AC27, Y27, T27, P27, K26, G27, AE25, AF26, AG27, AH28, AH29, AJ28, AJ29, C7, C14, C16, C20, C23, E10, A28, A29, B28, B29, C27, D26, E25, H3, M4, T3, AA4, A1, A2, B1, B2, C3, D4, E5
Core Power	U28, U29, K28, K29, A9, A19, B19, M1, M2, Y1, Y2, AC1, AC2, AH19, AJ19, AH10, AJ10, AJ5
Ground	AA5, AF21, AF14, AF8, AE7, AF11, AE17, AE23, AC26, AB25, Y26, V25, T26, R25, P26, M25, K27, H25, G26, D7, D10, D14, D16, D20, D23, C9, E11, E13, E15, E19, E22, B3, G5, H4, K5, M3, P5, T4, Y5, AA2, AC3

The default configuration of the CPM pins (PA[0–31], PB[4–31], PC[0–31], PD[4–31]) is input. To prevent excessive DC current, it is recommended to either pull unused pins to GND or VDDH, or to configure them as outputs.

4.2 PBGA Package

The following figures and table represent the alternate 516 PBGA package. For information on the standard package for the MPC8250, refer to Section 4.1, "TBGA Package."

² Must be pulled down or left floating.

³ If PCI is not desired, this pin should be pulled up or left floating.

⁴ For information on how to use this pin, refer to *MPC8260 PowerQUICC II Thermal Resistor Guide* (AN2271/D) available at www.freescale.com.



Table 22. MPC8250 PBGA Package Pinout List (continued)

D3 P4 D4 N3 D5 K5 D6 J4 D7 G1 D8 AB1 D9 U4 D10 U2 D11 N6 D12 N1 D13 L1 D14 J5 D15 G3 D16 AA2 D17 W1 D18 T3 D19 T1 D20 M2 D21 K2 D22 J1 D23 G4 D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G6 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	Pin Name	Ball
D5 K5 D6 J4 D7 G1 D8 AB1 D9 U4 D10 U2 D11 N6 D12 N1 D13 L1 D14 J5 D15 G3 D16 AA2 D17 W1 D18 T3 D19 T1 D20 M2 D21 K2 D22 J1 D23 G4 D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G6 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D3	P4
D6 J4 D7 G1 D8 AB1 D9 U4 D10 U2 D11 N6 D12 N1 D13 L1 D14 J5 D15 G3 D16 AA2 D17 W1 D18 T3 D19 T1 D20 M2 D21 K2 D22 J1 D23 G4 D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D31 G5 D32 AA1 D33 Y2 D34 U1 D35 P2 D36 M4	D4	N3
D7 G1 D8 AB1 D9 U4 D10 U2 D11 N6 D12 N1 D13 L1 D14 J5 D15 G3 D16 AA2 D17 W1 D18 T3 D19 T1 D20 M2 D21 K2 D22 J1 D23 G4 D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D5	K5
D8 AB1 D9 U4 D10 U2 D11 N6 D12 N1 D13 L1 D14 J5 D15 G3 D16 AA2 D17 W1 D18 T3 D19 T1 D20 M2 D21 K2 D22 J1 D23 G4 D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D6	J4
D9 U4 D10 U2 D11 N6 D12 N1 D13 L1 D14 J5 D15 G3 D16 AA2 D17 W1 D18 T3 D19 T1 D20 M2 D21 K2 D22 J1 D23 G4 D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D7	G1
D10 U2 D11 N6 D12 N1 D13 L1 D14 J5 D15 G3 D16 AA2 D17 W1 D18 T3 D19 T1 D20 M2 D21 K2 D22 J1 D23 G4 D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D8	AB1
D11 N6 D12 N1 D13 L1 D14 J5 D15 G3 D16 AA2 D17 W1 D18 T3 D19 T1 D20 M2 D21 K2 D22 J1 D23 G4 D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D9	U4
D12 N1 D13 L1 D14 J5 D15 G3 D16 AA2 D17 W1 D18 T3 D19 T1 D20 M2 D21 K2 D22 J1 D23 G4 D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D10	U2
D13 L1 D14 J5 D15 G3 D16 AA2 D17 W1 D18 T3 D19 T1 D20 M2 D21 K2 D22 J1 D23 G4 D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D11	N6
D14 J5 D15 G3 D16 AA2 D17 W1 D18 T3 D19 T1 D20 M2 D21 K2 D22 J1 D23 G4 D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D12	N1
D15 G3 D16 AA2 D17 W1 D18 T3 D19 T1 D20 M2 D21 K2 D22 J1 D23 G4 D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D13	L1
D16 AA2 D17 W1 D18 T3 D19 T1 D20 M2 D21 K2 D22 J1 D23 G4 D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D14	J5
D17 W1 D18 T3 D19 T1 D20 M2 D21 K2 D22 J1 D23 G4 D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D15	G3
D18 T3 D19 T1 D20 M2 D21 K2 D22 J1 D23 G4 D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D16	AA2
D19 T1 D20 M2 D21 K2 D22 J1 D23 G4 D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D17	W1
D20 M2 D21 K2 D22 J1 D23 G4 D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D18	Т3
D21 K2 D22 J1 D23 G4 D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D19	T1
D22 J1 D23 G4 D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D20	M2
D23 G4 D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D21	K2
D24 U5 D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D22	J1
D25 T5 D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D23	G4
D26 P5 D27 P3 D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D24	U5
D27 P3 D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D25	T5
D28 M3 D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D26	P5
D29 K3 D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D27	P3
D30 H2 D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D28	M3
D31 G5 D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D29	К3
D32 AA1 D33 V2 D34 U1 D35 P2 D36 M4	D30	H2
D33 V2 D34 U1 D35 P2 D36 M4	D31	G5
D34 U1 D35 P2 D36 M4	D32	AA1
D35 P2 M4 M4	D33	V2
D36 M4	D34	U1
	D35	P2
D37 K4	D36	M4
	D37	K4

MPC8250 Hardware Specifications, Rev. 2



Table 22. MPC8250 PBGA Package Pinout List (continued)

RQ7/INT_OUT/APE	Pin Name	Ball
TCK A24 TMS C24 TMS C24 TDI A25 TDO B24 TRIS C19 PORESET B25 HRESET D24 SRESET D24 SRESET E23 QREQ D18 RSTCONF E24 MODCK1/AP1/TC0/BNKSEL0 B16 MODCK2/AP2/TC1/BNKSEL1 F16 MODCK3/AP3/TC2/BNKSEL2 A15 XFC A18 CLKIN1 G22 PA0/RESTART1/DREQ3 AC20 PA1/REJECT1/DONE3 AC21 PA2/CLK20/DACK3 PA3/CLK19/DACK4/L1RXD1A2 AE24 PA4/REJECT2/DONE4 AA21 PA6 PA7/SMSYN2 AA221 PA6 PA7/SMSYN2 AA221 PA10/MSNUM5 W221 PA11/MSNUM4 W231 PA12/MSNUM5 V261 PA12/MSNUM5 V261 PA12/MSNUM5 V261 PA12/MSNUM6 W221 PA12/MSNUM6 V261 PA13/MSNUM6 V261	IRQ7/INT_OUT/APE	E5
TMS C24 TDI A25 TDO B24 TRIS C19 PORESET B25 HRESET D24 SRESET D24 SRESET E23 QREQ D18 RSTCONF E24 MODCK1/AP1/TC0/BNKSEL0 B16 MODCK2/AP2/TC1/BNKSEL1 F16 MODCK3/AP3/TC2/BNKSEL2 A15 XFC A18 CLIKINI G22 PA0/RESTART1/DREQ3 AC21 PA1/REJECT1/DONE3 AC21 PA2/CLK20/DACK3/ AP2/TC1/BNKSEL1 A21 PA3/CLK19/DACK4/L1RXD1A2 AE24 PA4/REJECT2/DONE4 AA21 PA4/REJECT2/DONE4 AA21 PA6 AC24 PA6 AC24 PA7/SMSYN2 AA22 PA6/SRESTARTZ/DREQ4 AA23 PA9/SMTXD2 Y26 PA1/NSNUM5 W22 PA1/NSNUM5 W22 PA1/NSNUM5 W22 PA1/NSNUM6 W22 PA1/NSNUM6 W22 PA1/NSNUM6 W22 PA1/NSNUM6 W22 PA1/MSNUM6 W23 PA1/MSN	TRST	F22
TDI A25 TDO B24 TRIS C19 PORESET B25 HRESET D24 SRESET E23 QREQ D18 RSTCONF E24 MODCK1/AP1/TC0/BNKSEL0 B16 MODCK2/AP2/TC1/BNKSEL1 F16 MODCK3/AP3/TC2/BNKSEL2 A15 XFC A18 CLKIN1 G22 PA0/RESTART1/DREQ3 AC20 PA1/REJECT1/DONE3 AC21 PA2/CLK20/DACK3 AF25 PA3/CLK19/DACK4/L1RXD1A2 AE24 PA4/REJECT2/DONE4 AA21 PA5/RESTART2/DREQ4 AC21 PA6 AC21 PA6/SRESTART2/DREQ4 AC21 PA6/SRMXD2 AA221 PA9/SMTXD2 AA221 PA9/SMTXD2 Y261 PA1/REJECTD V261 PA1/R	тск	A24
TDO B24 TRIS C19 PORESET B25 HRESET D24 SRESET C23 QREQ D18 RSTCONF E24 MODCK1/AP1/TC0/BNKSEL0 B16 MODCK2/AP2/TC1/BNKSEL1 F16 MODCK3/AP3/TC2/BNKSEL2 A15 XFC A18 CLIKIN1 G22 PA0/RESTART1/DREQ3 AC20¹ PA1/REJECT1/DONE3 AC21¹ PA2/CLK20/DACK3 AF25¹ PA3/CLK19/DACK4/L1RXD1A2 AE24¹ PA6/RESTART2/DREQ4 AD25¹ PA6 AC21¹ PA6/SRESTART2/DREQ4 AC21¹ PA7/SMSYN2 AA22¹ PA6/SMRXD2 AA21¹ PA9/SMRXD2 AA22¹ PA9/SMRXD2 AA21¹ PA9/SMRXD2 AA21¹ PA9/SMRXD2 AA21¹ PA1/MSNUM5 W22¹ PA1/MSNUM5 W22¹ PA1/MSNUM6 W22¹ PA1/MSNU	TMS	C24
TRIS C19 PORESET B25 HRESET D24 SRESET E23 QREQ D18 RSTCONF E24 MODCK1/AP1/TC0/BNKSEL0 B16 MODCK2/AP2/TC1/BNKSEL1 F16 MODCK3/AP3/TC2/BNKSEL2 A15 XFC A18 CLKIN1 G22 PA0/RESTART1/DREQ3 AC20 1 PA1/REJECT1/DONE3 AC21 AC21 PA2/CLK19/DACK3/AP3/TC2/BNKSEL2 AC21 AC21 PA2/CLK19/DACK3/AP3/TC2/BNKSEL3 AC21 PA2/CLK20/DACK3 AF25 PA3/CLK19/DACK3/AP3/TC2/BNKSEL3 AC21 PA2/CLK20/DACK3 AF25 PA3/CLK19/DACK3/AP3/TC2/BNCSE AC21 PA2/CLK20/DACK3 AC21 PA2/CLK20/DACK3 AC21 PA3/REJECT2/DONE4 AA21 PA3/REJECT2/DONE4 AA21 PA3/REJECT2/DONE4 AA22 PA4/REJECT2/DONE4 AA22 PA4/REJECT2/DONE4 AA22 PA4/REJECT2/DONE4 AA22 PA3/SMSYN2 AA22 PA3/SMSYN2 AA22 PA3/SMSYN2 AA22 PA3/SMSYN2 AA22 PA3/SMSYN2 AA23 PA10/MSNUM5 W22 PA11/MSNUM6 W22	TDI	A25
PORESET	TDO	B24
D24 SRESET	TRIS	C19
SRESET E23 QREQ D18 RSTCONF E24 MODCK1/AP1/TC0/BNKSEL0 B16 MODCK2/AP2/TC1/BNKSEL1 F16 MODCK3/AP3/TC2/BNKSEL2 A15 XFC A18 CLKIN1 G22 PA0/RESTART1/DREQ3 AC20 1 PA1/REJECT1/DONE3 AC21 1 PA2/CLK20/DACK3 AF25 1 PA3/CLK19/DACK4/L1RXD1A2 AE24 1 PA4/REJECT2/DONE4 AA21 1 PA6 AC24 1 PA7/SMSYN2 AA22 1 PA8/SMRXD2 AA22 1 PA9/SMTXD2 Y26 1 PA11/MSNUM5 W22 1 PA11/MSNUM4 W23 1 PA12/MSNUM3 V26 1 PA13/MSNUM2 V25 1 PA14/FCC1_RXD3 T22 1 PA16/FCC1_RXD1 R24 1	PORESET	B25
QREQ D18 RSTCONF E24 MODCK1/AP1/TC0/BNKSEL0 B16 MODCK2/AP2/TC1/BNKSEL1 F16 MODCK3/AP3/TC2/BNKSEL2 A15 XFC A18 CLKIN1 G22 PA0/RESTART1/DREQ3 AC20 1 PA1/REJECT1/DONE3 AC21 1 PA2/CLK20/DACK3 AF25 1 PA3/CLK19/DACK4/L1RXD1A2 AE24 1 PA4/REJECT2/DONE4 AA21 1 PA5/RESTART2/DREQ4 AD25 1 PA6 AC24 1 PA7/SMSYN2 AA22 1 PA8/SMRXD2 AA23 1 PA9/SMTXD2 Y26 1 PA1/MSNUM5 W22 1 PA1/MSNUM4 W23 1 PA1/MSNUM3 V26 1 PA1/MSNUM2 V25 1 PA1/MSNUM2	HRESET	D24
RSTCONF MODCK1/AP1/TC0/BNKSEL0 MODCK2/AP2/TC1/BNKSEL1 MODCK3/AP3/TC2/BNKSEL2 A15 XFC A18 CLKIN1 G22 PA0/RESTART1/DREQ3 AC20 1 PA1/REJECT1/DONE3 AC21 1 PA2/CLK20/DACK3 AF25 1 PA3/CLK19/DACK4/L1RXD1A2 AA21 1 PA5/RESTART2/DREQ4 AA21 1 PA5/RESTART2/DREQ4 AA21 1 PA6 AC24 1 PA7/SMSYN2 AA22 1 PA8/SMRXD2 AA22 1 PA8/SMRXD2 AA23 1 PA9/SMTXD2 Y26 1 PA1/MSNUM5 W22 1 PA1/MSNUM4 PA1/MSNUM4 PA1/MSNUM4 PA1/MSNUM4 PA1/MSNUM2 PA1/MSNUM2 PA1/MSNUM4	SRESET	E23
MODCK1/AP1/TC0/BNKSEL0 B16 MODCK2/AP2/TC1/BNKSEL1 F16 MODCK3/AP3/TC2/BNKSEL2 A15 XFC A18 CLKIN1 G22 PA0/RESTART1/DREQ3 AC20 1 PA1/REJECT1/DONE3 AC21 1 PA2/CLK20/DACK3 AF25 1 PA3/CLK19/DACK4/L1RXD1A2 AE24 1 PA4/REJECT2/DONE4 AA21 1 PA5/RESTART2/DREQ4 AD25 1 PA6 AC24 1 PA7/SMSYN2 AA22 1 PA8/SMRXD2 AA23 1 PA9/SMTXD2 Y26 1 PA10/MSNUM5 W22 1 PA11/MSNUM4 W23 1 PA12/MSNUM3 V26 1 PA13/MSNUM2 V25 1 PA13/MSNUM2 V25 1 PA14/FCC1_RXD3 T22 1 PA15/FCC1_RXD2 T25 1 PA16/FCC1_RXD1 R24 1	QREQ	D18
MODCK2/AP2/TC1/BNKSEL1 F16 MODCK3/AP3/TC2/BNKSEL2 A15 XFC A18 CLKIN1 G22 PA0/RESTART1/DREQ3 AC20 1 PA1/REJECT1/DONE3 AC21 1 PA2/CLK20/DACK3 AF25 1 PA3/CLK19/DACK4/L1RXD1A2 AE24 1 PA4/REJECT2/DONE4 AA21 1 PA5/RESTART2/DREQ4 AD25 1 PA6 AC24 1 PA7/SMSYN2 AA22 1 PA8/SMRXD2 AA23 1 PA9/SMTXD2 Y26 1 PA10/MSNUM5 W22 1 PA11/MSNUM4 W23 1 PA12/MSNUM3 V26 1 PA13/MSNUM2 V25 1 PA14/FCC1_RXD3 T22 1 PA15/FCC1_RXD2 T25 1 PA16/FCC1_RXD1 R24 1	RSTCONF	E24
MODCK3/AP3/TC2/BNKSEL2 XFC A18 CLKIN1 G22 PA0/RESTART1/DREQ3 AC20 1 PA1/REJECT1/DONE3 AC21 1 PA2/CLK20/DACK3 AF25 1 PA3/CLK19/DACK4/L1RXD1A2 AA24 1 PA4/REJECT2/DONE4 AA21 1 PA5/RESTART2/DREQ4 AD25 1 PA6 AC24 1 PA7/SMSYN2 AA22 1 PA8/SMRXD2 AA23 1 PA9/SMTXD2 Y26 1 PA10/MSNUM5 W22 1 PA11/MSNUM4 W23 1 PA12/MSNUM3 V26 1 PA13/MSNUM2 PA14/FCC1_RXD3 T22 1 PA15/FCC1_RXD2 T25 1 PA15/FCC1_RXD2 T25 1 PA16/FCC1_RXD1 A18 AC20 1 AA21 1 AA22 1 AA21 1 AA22 1 AA22 1 AA23 1 AA23 1 AA23 1 AA23 1 AA24 1 AA25 1 AA26 1 AA26 1 AA27 1 AA2	MODCK1/AP1/TC0/BNKSEL0	B16
XFC A18 CLKIN1 G22 PA0/RESTART1/DREQ3 AC20 1 PA1/REJECT1/DONE3 AC21 1 PA2/CLK20/DACK3 AF25 1 PA3/CLK19/DACK4/L1RXD1A2 AE24 1 PA4/REJECT2/DONE4 AA21 1 PA5/RESTART2/DREQ4 AD25 1 PA6 AC24 1 PA7/SMSYN2 AA22 1 PA8/SMRXD2 AA23 1 PA9/SMTXD2 Y26 1 PA10/MSNUM5 W22 1 PA11/MSNUM4 W23 1 PA12/MSNUM3 V26 1 PA13/MSNUM2 V25 1 PA14/FCC1_RXD3 T22 1 PA15/FCC1_RXD2 T25 1 PA16/FCC1_RXD1 R24 1	MODCK2/AP2/TC1/BNKSEL1	F16
CLKIN1 G22 PA0/RESTART1/DREQ3 AC20 ¹ PA1/REJECT1/DONE3 AC21 ¹ PA2/CLK20/DACK3 AF25 ¹ PA3/CLK19/DACK4/L1RXD1A2 AE24 ¹ PA4/REJECT2/DONE4 AA21 ¹ PA5/RESTART2/DREQ4 AD25 ¹ PA6 AC24 ¹ PA7/SMSYN2 AA22 ¹ PA8/SMRXD2 AA23 ¹ PA9/SMTXD2 Y26 ¹ PA10/MSNUM5 W22 ¹ PA11/MSNUM4 W23 ¹ PA12/MSNUM3 V26 ¹ PA13/MSNUM2 V25 ¹ PA14/FCC1_RXD3 T22 ¹ PA15/FCC1_RXD2 T25 ¹ PA16/FCC1_RXD1 R24 ¹	MODCK3/AP3/TC2/BNKSEL2	A15
PA0/RESTART1/DREQ3 AC20 1 PA1/REJECT1/DONE3 AC21 1 PA2/CLK20/DACK3 AF25 1 PA3/CLK19/DACK4/L1RXD1A2 AE24 1 PA4/REJECT2/DONE4 AA21 1 PA5/RESTART2/DREQ4 AD25 1 PA6 AC24 1 PA7/SMSYN2 AA22 1 PA8/SMRXD2 AA23 1 PA9/SMTXD2 Y26 1 PA10/MSNUM5 W22 1 PA11/MSNUM4 W23 1 PA12/MSNUM3 V26 1 PA13/MSNUM2 V25 1 PA14/FCC1_RXD3 T22 1 PA15/FCC1_RXD2 T25 1 PA16/FCC1_RXD1 R24 1	XFC	A18
PA1/REJECT1/DONE3 PA2/CLK20/DACK3 AF25 ¹ PA3/CLK19/DACK4/L1RXD1A2 PA4/REJECT2/DONE4 PA5/RESTART2/DREQ4 PA6 AC24 ¹ PA7/SMSYN2 AA22 ¹ PA8/SMRXD2 PA10/MSNUM5 PA11/MSNUM4 PA12/MSNUM3 PA12/MSNUM2 PA13/MSNUM2 PA15/FCC1_RXD3 PA16/FCC1_RXD1 AC21 AC21	CLKIN1	G22
PA2/CLK20/DACK3 PA3/CLK19/DACK4/L1RXD1A2 PA4/REJECT2/DONE4 AA21 ¹ PA5/RESTART2/DREQ4 AD25 ¹ PA6 AC24 ¹ PA7/SMSYN2 AA22 ¹ PA8/SMRXD2 PA9/SMTXD2 PA10/MSNUM5 PA11/MSNUM4 PA12/MSNUM3 PA12/MSNUM3 PA13/MSNUM2 PA14/FCC1_RXD3 PA15/FCC1_RXD1 PA16/FCC1_RXD1 PA16/FCC1_RXD1 PA3/CLK20/DACK4/L1RXD1A2 AA21 AA21 PA24 AA22 ¹ PA24 ¹ PA3/SMTXD2 PA12/MSNUM3 PA12/MSNUM3 PA12/MSNUM3 PA14/FCC1_RXD3 PA15/FCC1_RXD1 R24 ¹ PA16/FCC1_RXD1 R24 ¹	PA0/RESTART1/DREQ3	AC20 ¹
PA3/CLK19/DACK4/L1RXD1A2 PA4/REJECT2/DONE4 PA5/RESTART2/DREQ4 AD25 ¹ PA6 AC24 ¹ PA7/SMSYN2 AA22 ¹ PA8/SMRXD2 AA23 ¹ PA9/SMTXD2 Y26 ¹ PA10/MSNUM5 W22 ¹ PA11/MSNUM4 W23 ¹ PA12/MSNUM3 PA12/MSNUM2 PA14/FCC1_RXD3 T22 ¹ PA15/FCC1_RXD1 R24 ¹	PA1/REJECT1/DONE3	AC21 ¹
PA4/REJECT2/DONE4 AA21¹ PA5/RESTART2/DREQ4 AD25¹ PA6 AC24¹ PA7/SMSYN2 AA22¹ PA8/SMRXD2 AA23¹ PA9/SMTXD2 Y26¹ PA10/MSNUM5 W22¹ PA11/MSNUM4 W23¹ PA12/MSNUM3 V26¹ PA13/MSNUM2 V25¹ PA14/FCC1_RXD3 T22¹ PA15/FCC1_RXD2 T25¹ PA16/FCC1_RXD1 R24¹	PA2/CLK20/DACK3	AF25 ¹
PA5/RESTART2/DREQ4 AD25¹ PA6 AC24¹ PA7/SMSYN2 AA22¹ PA8/SMRXD2 AA23¹ PA9/SMTXD2 Y26¹ PA10/MSNUM5 W22¹ PA11/MSNUM4 W23¹ PA12/MSNUM3 V26¹ PA13/MSNUM2 V25¹ PA14/FCC1_RXD3 T22¹ PA15/FCC1_RXD2 T25¹ PA16/FCC1_RXD1 R24¹	PA3/CLK19/DACK4/L1RXD1A2	AE24 ¹
PA6 AC24 ¹ PA7/SMSYN2 AA22 ¹ PA8/SMRXD2 AA23 ¹ PA9/SMTXD2 Y26 ¹ PA10/MSNUM5 W22 ¹ PA11/MSNUM4 W23 ¹ PA12/MSNUM3 V26 ¹ PA13/MSNUM2 V25 ¹ PA14/FCC1_RXD3 T22 ¹ PA15/FCC1_RXD2 T25 ¹ PA16/FCC1_RXD1 R24 ¹	PA4/REJECT2/DONE4	AA21 ¹
PA7/SMSYN2 PA8/SMRXD2 PA9/SMTXD2 PA10/MSNUM5 PA11/MSNUM4 PA12/MSNUM3 PA12/MSNUM2 PA13/MSNUM2 PA14/FCC1_RXD3 PA15/FCC1_RXD2 PA16/FCC1_RXD1 AA22 ¹ AA22 ¹ Y26 ¹ Y26 ¹ V22 ¹ T22 ¹ R24 ¹ R24 ¹	PA5/RESTART2/DREQ4	AD25 ¹
PA8/SMRXD2 AA23 ¹ PA9/SMTXD2 Y26 ¹ PA10/MSNUM5 W22 ¹ PA11/MSNUM4 W23 ¹ PA12/MSNUM3 V26 ¹ PA13/MSNUM2 V25 ¹ PA14/FCC1_RXD3 T22 ¹ PA15/FCC1_RXD2 T25 ¹ PA16/FCC1_RXD1 R24 ¹	PA6	AC24 ¹
PA9/SMTXD2 Y26¹ PA10/MSNUM5 W22¹ PA11/MSNUM4 W23¹ PA12/MSNUM3 V26¹ PA13/MSNUM2 V25¹ PA14/FCC1_RXD3 T22¹ PA15/FCC1_RXD2 T25¹ PA16/FCC1_RXD1 R24¹	PA7/SMSYN2	AA22 ¹
PA10/MSNUM5 W22 ¹ PA11/MSNUM4 W23 ¹ PA12/MSNUM3 V26 ¹ PA13/MSNUM2 V25 ¹ PA14/FCC1_RXD3 T22 ¹ PA15/FCC1_RXD2 T25 ¹ PA16/FCC1_RXD1 R24 ¹	PA8/SMRXD2	AA23 ¹
PA11/MSNUM4 W23 ¹ PA12/MSNUM3 V26 ¹ PA13/MSNUM2 V25 ¹ PA14/FCC1_RXD3 T22 ¹ PA15/FCC1_RXD2 T25 ¹ PA16/FCC1_RXD1 R24 ¹	PA9/SMTXD2	Y26 ¹
PA12/MSNUM3 PA13/MSNUM2 PA14/FCC1_RXD3 PA15/FCC1_RXD2 PA16/FCC1_RXD1 PA16/FCC1_RXD1 V26 ¹ V25 ¹ T22 ¹ R24 ¹	PA10/MSNUM5	W22 ¹
PA13/MSNUM2 PA14/FCC1_RXD3 T22 ¹ PA15/FCC1_RXD2 T25 ¹ PA16/FCC1_RXD1 R24 ¹	PA11/MSNUM4	W23 ¹
PA14/FCC1_RXD3 T22 ¹ PA15/FCC1_RXD2 T25 ¹ PA16/FCC1_RXD1 R24 ¹	PA12/MSNUM3	V26 ¹
PA15/FCC1_RXD2 T25 ¹ PA16/FCC1_RXD1 R24 ¹	PA13/MSNUM2	V25 ¹
PA16/FCC1_RXD1 R24 ¹	PA14/FCC1_RXD3	T22 ¹
_	PA15/FCC1_RXD2	T25 ¹
PA17/FCC1_RXD0/FCC1_RXD P22 ¹	PA16/FCC1_RXD1	R24 ¹
	PA17/FCC1_RXD0/FCC1_RXD	P22 ¹



Table 22. MPC8250 PBGA Package Pinout List (continued)

Pin Name	Ball
PA18/FCC1_TXD0/FCC1_TXD	N26 ¹
PA19/FCC1_TXD1	N23 ¹
PA20/FCC1_TXD2	K26 ¹
PA21/FCC1_TXD3	L23 ¹
PA22	K23 ¹
PA23	H26 ¹
PA24/MSNUM1	F25 ¹
PA25/MSNUM0	D26 ¹
PA26/FCC1_MII_RX_ER	D25 ¹
PA27/FCC1_MII_RX_DV	C25 ¹
PA28/FCC1_MII_TX_EN	C22 ¹
PA29/FCC1_MII_TX_ER	B21 ¹
PA30/FCC1_MII_CRS/FCC1_RTS	A20 ¹
PA31/FCC1_MII_COL	A19 ¹
PB4/FCC3_TXD3/L1RSYNCA2/FCC3_RTS	AD21 ¹
PB5/FCC3_TXD2/L1TSYNCA2/ L1GNTA2	AD22 ¹
PB6/FCC3_TXD1/L1RXDA2/L1RXD0A2	AC22 ¹
PB7/FCC3_TXD0/FCC3_TXD/ L1TXDA2/L1TXD0A2	AE26 ¹
PB8/FCC3_RXD0/FCC3_RXD/TXD3	AB23 ¹
PB9/FCC3_RXD1/L1TXD2A2	AC26 ¹
PB10/FCC3_RXD2	AB26 ¹
PB11/FCC3_RXD3	AA25 ¹
PB12/FCC3_MII_CRS/TXD2	W26 ¹
PB13/FCC3_MII_COL/L1TXD1A2	W25 ¹
PB14/FCC3_MII_TX_EN/RXD3	V24 ¹
PB15/FCC3_MII_TX_ER/RXD2	U24 ¹
PB16/FCC3_MII_RX_ER/CLK18	R22 ¹
PB17/FCC3_MII_RX_DV/CLK17	R23 ¹
PB18/FCC2_RXD3/L1CLKOD2/ L1RXD2A2	M23 ¹
PB19FCC2_RXD2/L1RQD2/L1RXD3A2	L24 ¹
PB20/FCC2_RXD1/L1RSYNCD2/ L1TXD1A1	K24 ¹
PB21/FCC2_RXD0/FCC2_RXD/ L1TSYNCD2/L1GNTD2	L21 ¹
PB22/FCC2_TXD0/FCC2_TXD/ L1RXDD2	P25 ¹
PB23/FCC2_TXD1/L1TXDD2	N25 ¹
PB24/FCC2_TXD2/L1RSYNCC2	E26 ¹

MPC8250 Hardware Specifications, Rev. 2



5.2.2 PBGA Package Dimensions

Figure 18 provides the mechanical dimensions and bottom surface nomenclature of the 516 PBGA package.




Figure 18. Mechanical Dimensions and Bottom Surface Nomenclature—516 PBGA



Document Revision History

Table 24. Document Revision History (continued)

Revision	Date	Substantive Changes
0.6	10/2002	Table 22, "VR Pinout": corrected ball assignment for the following pins—A12–A17, TA, PD5, PC2.
0.5	9/2002	Addition of VR (516 PBGA) package information. Refer to sections 2.2, 4.2, and 5.
0.4	5/2002	 Table 2: Notes 2 and 3 Addition of note on page 8:VDDH and VDD tracking Table 14: Note 3 Table 16: Note 1 Table 18: Note 3
0.3	3/2002	Table 20: modified note to pin AF25.
0.2	3/2202	 Table 20: modified notes to pins AE11 and AF25. Table 20: added note to pins AA1 and AG4 (Therm0 and Therm1).
0.1	2/2002	 Note 2 for Table 4 (changes in italics): "greater than or equal to 266 MHz, 200 MHz CPM" Table 18: core and bus frequency values for the following ranges of MODCK_HMODCK: 0011_000 to 0011_100 and 1011_000 to 1011_1000 Table 20: footnotes added to pins at AE11, AF25, U5, and V4.
0	11/2001	Initial version