

Welcome to [E-XFL.COM](#)

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Core Processor | PowerPC G2 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 200MHz |
| Co-Processors/DSP | Communications; RISC CPM |
| RAM Controllers | DRAM, SDRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100Mbps (3) |
| SATA | - |
| USB | - |
| Voltage - I/O | 3.3V |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Security Features | - |
| Package / Case | 516-BBGA |
| Supplier Device Package | 516-PBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8250aczqihbc |

Figure 1 shows the block diagram for the MPC8250.




Figure 1. MPC8250 Block Diagram

1 Features

The major features of the MPC8250 are as follows:

- Footprint-compatible with the MPC8260
- Dual-issue integer core
 - A core version of the EC603e microprocessor
 - System core microprocessor supporting frequencies of 150–200 MHz
 - Separate 16-Kbyte data and instruction caches:
 - Four-way set associative
 - Physically addressed
 - LRU replacement algorithm
 - PowerPC architecture-compliant memory management unit (MMU)
 - Common on-chip processor (COP) test interface
 - High-performance (4.4–5.1 SPEC95 benchmark at 200 MHz; 280 Dhrystones MIPS at 200 MHz)

- ¹ The default configuration of the CPM pins (PA[0–31], PB[4–31], PC[0–31], PD[4–31]) is input. To prevent excessive DC current, it is recommended to either pull unused pins to GND or VDDH, or to configure them as outputs.
- ² The leakage current is measured for nominal VDD, VCCSYN, and VDD.

2.2 Thermal Characteristics

Table 4 describes thermal characteristics.

Table 4. Thermal Characteristics

| Characteristic | Symbol | Value | | Unit | Air Flow |
|---|---------------|----------|----------|------|--------------------|
| | | 480 TBGA | 516 PBGA | | |
| Junction to ambient—single-layer board ¹ | θ_{JA} | 13 | 24 | °C/W | Natural convection |
| | | 10 | 18 | | 1 m/s |
| Junction to ambient—four-layer board | | 11 | 16 | | Natural convection |
| | | 8 | 13 | | 1 m/s |
| Junction to board ² | θ_{JB} | 4 | 8 | °C/W | — |
| Junction to case ³ | θ_{JC} | 1.1 | 6 | °C/W | — |

¹ Assumes no thermal vias

² Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

³ Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

2.3 Power Considerations

The average chip-junction temperature, T_J , in °C can be obtained from the following:

$$T_J = T_A + (P_D \times \theta_{JA}) \quad (1)$$

where

T_A = ambient temperature °C

θ_{JA} = package thermal resistance, junction to ambient, °C/W

$P_D = P_{INT} + P_{I/O}$

$P_{INT} = I_{DD} \times V_{DD}$ Watts (chip internal power)

$P_{I/O}$ = power dissipation on input and output pins (determined by user)

For most applications $P_{I/O} < 0.3 \times P_{INT}$. If $P_{I/O}$ is neglected, an approximate relationship between P_D and T_J is the following:

$$P_D = K / (T_J + 273^\circ \text{C}) \quad (2)$$

Solving equations (1) and (2) for K gives:

$$K = P_D \times (T_A + 273^\circ \text{C}) + \theta_{JA} \times P_D^2 \quad (3)$$

Table 8. AC Characteristics for CPM Inputs ¹

| Spec Number | | Characteristic | Setup (ns) | | Hold (ns) | |
|-------------|-------|--|------------|--------|-----------|--------|
| Max | Min | | 66 MHz | 83 MHz | 66 MHz | 83 MHz |
| sp20 | sp21 | TDM inputs/SI | 15 | 12 | 12 | 10 |
| sp18a | sp19a | SCC/SMC/SPI/I2C inputs—internal clock (NMSI) | 20 | 16 | 0 | 0 |
| sp18b | sp19b | SCC/SMC/SPI/I2C inputs—external clock (NMSI) | 5 | 4 | 5 | 4 |
| sp22 | sp23 | PIO/TIMER/IDMA inputs | 10 | 8 | 3 | 3 |

¹ Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

Note that although the specifications generally reference the rising edge of the clock, the following AC timing diagrams also apply when the falling edge is the active edge.

Figure 3 shows the FCC external clock.




Figure 3. FCC External Clock Diagram

Figure 4 shows the FCC internal clock.





Figure 4. FCC Internal Clock Diagram

Figure 5 shows the SCC/SMC/SPI/I²C external clock.



Note: There are four possible timing conditions for SCC and SPI:

1. Input sampled on the rising edge and output driven on the rising edge (shown).
2. Input sampled on the rising edge and output driven on the falling edge.
3. Input sampled on the falling edge and output driven on the falling edge.
4. Input sampled on the falling edge and output driven on the rising edge.

Figure 5. SCC/SMC/SPI/I²C External Clock Diagram

Table 14. Clock Configuration Modes ¹ (continued)

| MODCK_H–MODCK[1–3] | Input Clock Frequency ^{2,3} | CPM Multiplication Factor ² | CPM Frequency ² | Core Multiplication Factor ² | Core Frequency ² |
|--------------------|--------------------------------------|--|----------------------------|---|-----------------------------|
| 0011_100 | 33 MHz | 6 | 200 MHz | 4 | 133 MHz |
| 0011_101 | 33 MHz | 6 | 200 MHz | 5 | 166 MHz |
| 0011_110 | 33 MHz | 6 | 200 MHz | 6 | 200 MHz |
| 0011_111 | 33 MHz | 6 | 200 MHz | 7 | 233 MHz |
| 0100_000 | 33 MHz | 6 | 200 MHz | 8 | 266 MHz |
| 0100_001 | Reserved | | | | |
| 0100_010 | | | | | |
| 0100_011 | | | | | |
| 0100_100 | | | | | |
| 0100_101 | | | | | |
| 0100_110 | | | | | |
| 0100_111 | Reserved | | | | |
| 0101_000 | | | | | |
| 0101_001 | | | | | |
| 0101_010 | | | | | |
| 0101_011 | | | | | |
| 0101_100 | | | | | |
| 0101_101 | 66 MHz | 2 | 133 MHz | 2 | 133 MHz |
| 0101_110 | 66 MHz | 2 | 133 MHz | 2.5 | 166 MHz |
| 0101_111 | 66 MHz | 2 | 133 MHz | 3 | 200 MHz |
| 0110_000 | 66 MHz | 2 | 133 MHz | 3.5 | 233 MHz |
| 0110_001 | 66 MHz | 2 | 133 MHz | 4 | 266 MHz |
| 0110_010 | 66 MHz | 2 | 133 MHz | 4.5 | 300 MHz |
| 0110_011 | 66 MHz | 2.5 | 166 MHz | 2 | 133 MHz |
| 0110_100 | 66 MHz | 2.5 | 166 MHz | 2.5 | 166 MHz |
| 0110_101 | 66 MHz | 2.5 | 166 MHz | 3 | 200 MHz |
| 0110_110 | 66 MHz | 2.5 | 166 MHz | 3.5 | 233 MHz |
| 0110_111 | 66 MHz | 2.5 | 166 MHz | 4 | 266 MHz |
| 0111_000 | 66 MHz | 2.5 | 166 MHz | 4.5 | 300 MHz |

Table 16. Clock Configuration Modes in PCI Host Mode (continued)

| MODCK_H – MODCK[1– 3] | Input Clock Frequency ¹ (Bus) | CPM Multiplication Factor | CPM Frequency | Core Multiplication Factor | Core Frequency | PCI Division Factor ² | PCI Frequency ² |
|--------------------------------|--|---------------------------------|------------------|----------------------------------|-------------------|-------------------------------------|-------------------------------|
| 0011_010 ³ | 33 MHz | 5 | 166 MHz | 7 | 233 MHz | 5 | 33 MHz |
| 0011_011 ³ | 33 MHz | 5 | 166 MHz | 8 | 266 MHz | 5 | 33 MHz |
| | | | | | | | |
| 0100_000 ³ | 33 MHz | 6 | 200 MHz | 5 | 166 MHz | 6 | 33 MHz |
| 0100_001 ³ | 33 MHz | 6 | 200 MHz | 6 | 200 MHz | 6 | 33 MHz |
| 0100_010 ³ | 33 MHz | 6 | 200 MHz | 7 | 233 MHz | 6 | 33 MHz |
| 0100_011 ³ | 33 MHz | 6 | 200 MHz | 8 | 266 MHz | 6 | 33 MHz |
| | | | | | | | |
| 0101_000 | 66 MHz | 2 | 133 MHz | 2.5 | 166 MHz | 2/4 | 66/33 MHz |
| 0101_001 | 66 MHz | 2 | 133 MHz | 3 | 200 MHz | 2/4 | 66/33 MHz |
| 0101_010 | 66 MHz | 2 | 133 MHz | 3.5 | 233 MHz | 2/4 | 66/33 MHz |
| 0101_011 | 66 MHz | 2 | 133 MHz | 4 | 266 MHz | 2/4 | 66/33 MHz |
| 0101_100 | 66 MHz | 2 | 133 MHz | 4.5 | 300 MHz | 2/4 | 66/33 MHz |
| | | | | | | | |
| 0110_000 | 66 MHz | 2.5 | 166 MHz | 2.5 | 166 MHz | 3/6 | 55/28 MHz |
| 0110_001 | 66 MHz | 2.5 | 166 MHz | 3 | 200 MHz | 3/6 | 55/28 MHz |
| 0110_010 | 66 MHz | 2.5 | 166 MHz | 3.5 | 233 MHz | 3/6 | 55/28 MHz |
| 0110_011 | 66 MHz | 2.5 | 166 MHz | 4 | 266 MHz | 3/6 | 55/28 MHz |
| 0110_100 | 66 MHz | 2.5 | 166 MHz | 4.5 | 300 MHz | 3/6 | 55/28 MHz |
| | | | | | | | |
| 0111_000 | 66 MHz | 3 | 200 MHz | 2.5 | 166 MHz | 3/6 | 66/33 MHz |
| 0111_001 | 66 MHz | 3 | 200 MHz | 3 | 200 MHz | 3/6 | 66/33 MHz |
| 0111_010 | 66 MHz | 3 | 200 MHz | 3.5 | 233 MHz | 3/6 | 66/33 MHz |
| 0111_011 | 66 MHz | 3 | 200 MHz | 4 | 266 MHz | 3/6 | 66/33 MHz |
| 0111_100 | 66 MHz | 3 | 200 MHz | 4.5 | 300 MHz | 3/6 | 66/33 MHz |
| | | | | | | | |
| 1000_000 | 66 MHz | 3 | 200 MHz | 2.5 | 166 MHz | 4/8 | 50/25 MHz |
| 1000_001 | 66 MHz | 3 | 200 MHz | 3 | 200 MHz | 4/8 | 50/25 MHz |
| 1000_010 | 66 MHz | 3 | 200 MHz | 3.5 | 233 MHz | 4/8 | 50/25 MHz |
| 1000_011 | 66 MHz | 3 | 200 MHz | 4 | 266 MHz | 4/8 | 50/25 MHz |
| 1000_100 | 66 MHz | 3 | 200 MHz | 4.5 | 300 MHz | 4/8 | 50/25 MHz |
| | | | | | | | |
| 1001_000 | 66 MHz | 3.5 | 233 MHz | 2.5 | 166 MHz | 4/8 | 58/29 MHz |

Table 16. Clock Configuration Modes in PCI Host Mode (continued)

| MODCK_H – MODCK[1– 3] | Input Clock Frequency ¹ (Bus) | CPM Multiplication Factor | CPM Frequency | Core Multiplication Factor | Core Frequency | PCI Division Factor ² | PCI Frequency ² |
|--------------------------------|--|---------------------------------|------------------|----------------------------------|-------------------|-------------------------------------|-------------------------------|
| 1001_001 | 66 MHz | 3.5 | 233 MHz | 3 | 200 MHz | 4/8 | 58/29 MHz |
| 1001_010 | 66 MHz | 3.5 | 233 MHz | 3.5 | 233 MHz | 4/8 | 58/29 MHz |
| 1001_011 | 66 MHz | 3.5 | 233 MHz | 4 | 266 MHz | 4/8 | 58/29 MHz |
| 1001_100 | 66 MHz | 3.5 | 233 MHz | 4.5 | 300 MHz | 4/8 | 58/29 MHz |
| | | | | | | | |
| 1010_000 | 100 MHz | 2 | 200 MHz | 2 | 200 MHz | 3/6 | 66/33 MHz |
| 1010_001 | 100 MHz | 2 | 200 MHz | 2.5 | 250 MHz | 3/6 | 66/33 MHz |
| 1010_010 | 100 MHz | 2 | 200 MHz | 3 | 300 MHz | 3/6 | 66/33 MHz |
| 1010_011 | 100 MHz | 2 | 200 MHz | 3.5 | 350 MHz | 3/6 | 66/33 MHz |
| 1010_100 | 100 MHz | 2 | 200 MHz | 4 | 400 MHz | 3/6 | 66/33 MHz |
| | | | | | | | |
| 1011_000 | 100 MHz | 2.5 | 250 MHz | 2 | 200 MHz | 4/8 | 62/31 MHz |
| 1011_001 | 100 MHz | 2.5 | 250 MHz | 2.5 | 250 MHz | 4/8 | 62/31 MHz |
| 1011_010 | 100 MHz | 2.5 | 250 MHz | 3 | 300 MHz | 4/8 | 62/31 MHz |
| 1011_011 | 100 MHz | 2.5 | 250 MHz | 3.5 | 350 MHz | 4/8 | 62/31 MHz |
| 1011_100 | 100 MHz | 2.5 | 250 MHz | 4 | 400 MHz | 4/8 | 62/31 MHz |

¹ Input clock frequency is given only for the purpose of reference. User should set MODCK_H–MODCK_L so that the resulting configuration does not exceed the frequency rating of the user's part.

² The frequency depends on the value of PCI_MODCK. If PCI_MODCK is high (logic '1'), the PCI frequency is divided by 2 (33 instead of 66 MHz, etc.). Refer to [Table 12](#)

³ In this mode, PCI_MODCK must be "0".

3.2.2 PCI Agent Mode

The frequencies listed in [Table 17](#) are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device.

Table 17. Clock Default Configurations in PCI Agent Mode (MODCK_HI = 0000)

| MODCK[1–3] ¹ | Input Clock Frequency (PCI) ² | CPM Multiplication Factor ² | CPM Frequency | Core Multiplication Factor | Core Frequency ³ | Bus Division Factor | 60x Bus Frequency ⁴ |
|-------------------------|--|--|------------------|----------------------------------|--------------------------------|------------------------|-----------------------------------|
| 000 | 66/33 MHz | 2/4 | 133 MHz | 2.5 | 166 MHz | 2 | 66 MHz |
| 001 | 66/33 MHz | 2/4 | 133 MHz | 3 | 200 MHz | 2 | 66 MHz |
| 010 | 66/33 MHz | 3/6 | 200 MHz | 3 | 200 MHz | 3 | 66 MHz |
| 011 | 66/33 MHz | 3/6 | 200 MHz | 4 | 266 MHz | 3 | 66 MHz |

Table 17. Clock Default Configurations in PCI Agent Mode (MODCK_HI = 0000)

| MODCK[1–3] ¹ | Input Clock Frequency (PCI) ² | CPM Multiplication Factor ² | CPM Frequency | Core Multiplication Factor | Core Frequency ³ | Bus Division Factor | 60x Bus Frequency ⁴ |
|-------------------------|--|--|---------------|----------------------------|-----------------------------|---------------------|--------------------------------|
| 100 | 66/33 MHz | 3/6 | 200 MHz | 3 | 240 MHz | 2.5 | 80 MHz |
| 101 | 66/33 MHz | 3/6 | 200 MHz | 3.5 | 280 MHz | 2.5 | 80 MHz |
| 110 | 66/33 MHz | 4/8 | 266 MHz | 3.5 | 300 MHz | 3 | 88 MHz |
| 111 | 66/33 MHz | 4/8 | 266 MHz | 3 | 300 MHz | 2.5 | 100 MHz |

¹ Assumes MODCK_HI = 0000.

² The frequency depends on the value of PCI_MODCK. If PCI_MODCK is high (logic '1'), the PCI frequency is divided by 2 (33 instead of 66 MHz, etc.) and the CPM multiplication factor is multiplied by 2. Refer to [Table 12](#)

³ Core frequency = (60x bus frequency)(core multiplication factor)

⁴ Bus frequency = CPM frequency / bus division factor

[Table 18](#) describes all possible clock configurations when using the MPC8250's internal PCI bridge in agent mode.

Table 18. Clock Configuration Modes in PCI Agent Mode

| MODCK_H – MODCK[1–3] | Input Clock Frequency (PCI) ^{1, 2} | CPM Multiplication Factor ¹ | CPM Frequency | Core Multiplication Factor | Core Frequency ³ | Bus Division Factor | 60x Bus Frequency ⁴ |
|----------------------|---|--|----------------|----------------------------|-----------------------------|---------------------|--------------------------------|
| 0001_001 | 66/33 MHz | 2/4 | 133 MHz | 5 | 166 MHz | 4 | 33 MHz |
| 0001_010 | 66/33 MHz | 2/4 | 133 MHz | 6 | 200 MHz | 4 | 33 MHz |
| 0001_011 | 66/33 MHz | 2/4 | 133 MHz | 7 | 233 MHz | 4 | 33 MHz |
| 0001_100 | 66/33 MHz | 2/4 | 133 MHz | 8 | 266 MHz | 4 | 33 MHz |
| | | | | | | | |
| 0010_001 | 50/25 MHz | 3/6 | 150 MHz | 3 | 180 MHz | 2.5 | 60 MHz |
| 0010_010 | 50/25 MHz | 3/6 | 150 MHz | 3.5 | 210 MHz | 2.5 | 60 MHz |
| 0010_011 | 50/25 MHz | 3/6 | 150 MHz | 4 | 240 MHz | 2.5 | 60 MHz |
| 0010_100 | 50/25 MHz | 3/6 | 150 MHz | 4.5 | 270 MHz | 2.5 | 60 MHz |
| | | | | | | | |
| 0011_000 | 66/33 MHz | 2/4 | 133 MHz | 2.5 | 110MHz | 3 | 44 MHz |
| 0011_001 | 66/33 MHz | 2/4 | 133 MHz | 3 | 132 MHz | 3 | 44 MHz |
| 0011_010 | 66/33 MHz | 2/4 | 133 MHz | 3.5 | 154 MHz | 3 | 44 MHz |
| 0011_011 | 66/33 MHz | 2/4 | 133 MHz | 4 | 176MHz | 3 | 44 MHz |
| 0011_100 | 66/33 MHz | 2/4 | 133 MHz | 4.5 | 198 MHz | 3 | 44 MHz |
| | | | | | | | |
| 0100_000 | 66/33 MHz | 3/6 | 200 MHz | 2.5 | 166 MHz | 3 | 66 MHz |
| 0100_001 | 66/33 MHz | 3/6 | 200 MHz | 3 | 200 MHz | 3 | 66 MHz |
| 0100_010 | 66/33 MHz | 3/6 | 200 MHz | 3.5 | 233 MHz | 3 | 66 MHz |

Table 18. Clock Configuration Modes in PCI Agent Mode (continued)

| MODCK_H – MODCK[1– 3] | Input Clock Frequency (PCI) ^{1, 2} | CPM Multiplication Factor ¹ | CPM Frequency | Core Multiplication Factor | Core Frequency ³ | Bus Division Factor | 60x Bus Frequency ⁴ |
|--------------------------------|---|--|------------------|----------------------------------|--------------------------------|------------------------|-----------------------------------|
| 1010_000 | 66/33 MHz | 4/8 | 266 MHz | 2.5 | 222 MHz | 3 | 88 MHz |
| 1010_001 | 66/33 MHz | 4/8 | 266 MHz | 3 | 266 MHz | 3 | 88 MHz |
| 1010_010 | 66/33 MHz | 4/8 | 266 MHz | 3.5 | 300 MHz | 3 | 88 MHz |
| 1010_011 | 66/33 MHz | 4/8 | 266 MHz | 4 | 350 MHz | 3 | 88 MHz |
| 1010_100 | 66/33 MHz | 4/8 | 266 MHz | 4.5 | 400 MHz | 3 | 88 MHz |
| | | | | | | | |
| 1011_000 | 66/33 MHz | 4/8 | 266 MHz | 2 | 212MHz | 2.5 | 106 MHz |
| 1011_001 | 66/33 MHz | 4/8 | 266 MHz | 2.5 | 265 MHz | 2.5 | 106 MHz |
| 1011_010 | 66/33 MHz | 4/8 | 266 MHz | 3 | 318 MHz | 2.5 | 106 MHz |
| 1011_011 | 66/33 MHz | 4/8 | 266 MHz | 3.5 | 371 MHz | 2.5 | 106 MHz |
| 1011_100 | 66/33 MHz | 4/8 | 266 MHz | 4 | 424 MHz | 2.5 | 106 MHz |

¹ The frequency depends on the value of PCI_MODCK. If PCI_MODCK is high (logic '1'), the PCI frequency is divided by 2 (33 instead of 66 MHz, etc.) and the CPM multiplication factor is multiplied by 2. Refer to [Table 12](#)

² Input clock frequency is given only for the purpose of reference. User should set MODCK_H–MODCK_L so that the resulting configuration does not exceed the frequency rating of the user's part.

³ Core frequency = (60x bus frequency)(core multiplication factor)

⁴ Bus frequency = CPM frequency / bus division factor

⁵ In this mode, PCI_MODCK must be "1".

4 Pinout

This section provides the pin assignments and pinout list for the MPC8250.

4.1 TBGA Package

The following figures and table represent the standard 480 TBGA package. For information on the alternate package, refer to [Section 4.2, "PBGA Package."](#)

Table 20. MPC8250 TBGA Package Pinout List (continued)

| Pin Name | Ball |
|------------------------------|------|
| PSDWE/PGPL1 | B24 |
| POE/PSDRAS/PGPL2 | A24 |
| PSDCAS/PGPL3 | B23 |
| PGTA/PUPMWAIT/PGPL4/PPBS | A23 |
| PSDAMUX/PGPL5 | D22 |
| LWE0/LSDDQM0/LBS0/PCI_CFG0 | H28 |
| LWE1/LSDDQM1/LBS1/PCI_CFG1 | H27 |
| LWE2/LSDDQM2/LBS2/PCI_CFG2 | H26 |
| LWE3/LSDDQM3/LBS3/PCI_CFG3 | G29 |
| LSDA10/LGPL0/PCI_MODCKH0 | D27 |
| LSDWE/LGPL1/PCI_MODCKH1 | C28 |
| LOE/LSDRAS/LGPL2/PCI_MODCKH2 | E26 |
| LSDCAS/LGPL3/PCI_MODCKH3 | D25 |
| LGTA/LUPMWAIT/LGPL4/LPBS | C26 |
| LGPL5/LSDAMUX/PCI_MODCK | B27 |
| LWR | D28 |
| L_A14/PAR | N27 |
| L_A15/FRAME/SMI | T29 |
| L_A16/TRDY | R27 |
| L_A17/IRDY/CKSTP_OUT | R26 |
| L_A18/STOP | R29 |
| L_A19/DEVSEL | R28 |
| L_A20/IDSEL | W29 |
| L_A21/PERR | P28 |
| L_A22/SERR | N26 |
| L_A23/REQ0 | AA27 |
| L_A24/REQ1/HSEJSW | P29 |
| L_A25/GNT0 | AA26 |
| L_A26/GNT1/HSLED | N25 |
| L_A27/GNT2/HSENUM | AA25 |
| L_A28/RST/CORE_SRESET | AB29 |
| L_A29/INTA | AB28 |
| L_A30/REQ2 | P25 |
| L_A31/DLLOUT | AB27 |
| LCL_D0/AD0 | H29 |

Table 20. MPC8250 TBGA Package Pinout List (continued)

| Pin Name | Ball |
|------------------------------------|-------------------|
| PC27/FCC3_TXD/FCC3_TXD0/CLK5/BRGO3 | AG2 ¹ |
| PC28/CLK4/TIN1/TOUT2/CTS2/CLSN2 | AF3 ¹ |
| PC29/CLK3/TIN2/BRGO2/CTS1/CLSN1 | AF2 ¹ |
| PC30/CLK2/TOUT1 | AE1 ¹ |
| PC31/CLK1/BRGO1 | AD1 ¹ |
| PD4/BRGO8/FCC3_RTS/SMRXD2 | AC28 ¹ |
| PD5/DONE1 | AD27 ¹ |
| PD6/DACK1 | AF29 ¹ |
| PD7/SMSYN1FCC1_TXCLAV2 | AF28 ¹ |
| PD8/SMRXD1/BRGO5 | AG25 ¹ |
| PD9/SMTXD1/BRGO3 | AH26 ¹ |
| PD10/L1CLKOB2/BRGO4 | AJ27 ¹ |
| PD11/L1RQB2 | AJ23 ¹ |
| PD12 | AG23 ¹ |
| PD13 | AJ22 ¹ |
| PD14/L1CLKOC2/I2CSCL | AE20 ¹ |
| PD15/L1RQC2/I2CSDA | AJ20 ¹ |
| PD16/SPIMISO | AG18 ¹ |
| PD17/BRGO2/SPIMOSI | AG17 ¹ |
| PD18/SPICLK | AF16 ¹ |
| PD19/SPISEL/BRGO | AH15 ¹ |
| PD20/RTS4/TENA4/L1RSYNCA2 | AJ14 ¹ |
| PD21/TXD4/L1RXD0A2/L1RXDA2 | AH13 ¹ |
| PD22/RXD4/L1TXD0A2/L1TXDA2 | AJ12 ¹ |
| PD23/RTS3/TENA3 | AE12 ¹ |
| PD24/TXD3 | AF10 ¹ |
| PD25/RXD3 | AG9 ¹ |
| PD26/RTS2/TENA2 | AH8 ¹ |
| PD27/TXD2 | AG7 ¹ |
| PD28/RXD2 | AE4 ¹ |
| PD29/RTS1/TENA1 | AG1 ¹ |
| PD30/TXD1 | AD4 ¹ |
| PD31/RXD1 | AD2 ¹ |
| VCCSYN | AB3 |
| VCCSYN1 | B9 |

Figure 16 shows the side profile of the PBGA package to indicate the direction of the top surface view.




Figure 16. Side View of the PBGA Package

Table 22 shows the pinout list of the PBGA package of the MPC8250. Table 21 defines conventions and acronyms used in Table 22.

Table 21. Symbol Legend

| Symbol | Meaning |
|---------|---|
| OVERBAR | Signals with overbars, such as \overline{TA} , are active low. |
| MII | Indicates that a signal is part of the media independent interface. |

Table 22. MPC8250 PBGA Package Pinout List

| Pin Name | Ball |
|----------|------|
| BR | C16 |
| BG | D2 |
| ABB/IRQ2 | C1 |
| TS | D1 |
| A0 | D5 |
| A1 | E8 |
| A2 | C4 |
| A3 | B4 |
| A4 | A4 |
| A5 | D7 |
| A6 | D8 |
| A7 | C6 |
| A8 | B5 |
| A9 | B6 |
| A10 | C7 |
| A11 | C8 |
| A12 | A6 |
| A13 | D9 |

Table 22. MPC8250 PBGA Package Pinout List (continued)

| Pin Name | Ball |
|----------|------|
| D3 | P4 |
| D4 | N3 |
| D5 | K5 |
| D6 | J4 |
| D7 | G1 |
| D8 | AB1 |
| D9 | U4 |
| D10 | U2 |
| D11 | N6 |
| D12 | N1 |
| D13 | L1 |
| D14 | J5 |
| D15 | G3 |
| D16 | AA2 |
| D17 | W1 |
| D18 | T3 |
| D19 | T1 |
| D20 | M2 |
| D21 | K2 |
| D22 | J1 |
| D23 | G4 |
| D24 | U5 |
| D25 | T5 |
| D26 | P5 |
| D27 | P3 |
| D28 | M3 |
| D29 | K3 |
| D30 | H2 |
| D31 | G5 |
| D32 | AA1 |
| D33 | V2 |
| D34 | U1 |
| D35 | P2 |
| D36 | M4 |
| D37 | K4 |

Table 22. MPC8250 PBGA Package Pinout List (continued)

| Pin Name | Ball |
|--------------------------|-------------------|
| IRQ7/INT_OUT/APE | E5 |
| TRST | F22 |
| TCK | A24 |
| TMS | C24 |
| TDI | A25 |
| TDO | B24 |
| TRIS | C19 |
| PORESET | B25 |
| HRESET | D24 |
| SRESET | E23 |
| QREQ | D18 |
| RSTCONF | E24 |
| MODCK1/AP1/TC0/BNKSEL0 | B16 |
| MODCK2/AP2/TC1/BNKSEL1 | F16 |
| MODCK3/AP3/TC2/BNKSEL2 | A15 |
| XFC | A18 |
| CLKIN1 | G22 |
| PA0/RESTART1/DREQ3 | AC20 ¹ |
| PA1/REJECT1/DONE3 | AC21 ¹ |
| PA2/CLK20/DACK3 | AF25 ¹ |
| PA3/CLK19/DACK4/L1RXD1A2 | AE24 ¹ |
| PA4/REJECT2/DONE4 | AA21 ¹ |
| PA5/RESTART2/DREQ4 | AD25 ¹ |
| PA6 | AC24 ¹ |
| PA7/SMSYN2 | AA22 ¹ |
| PA8/SMRXD2 | AA23 ¹ |
| PA9/SMTXD2 | Y26 ¹ |
| PA10/MSNUM5 | W22 ¹ |
| PA11/MSNUM4 | W23 ¹ |
| PA12/MSNUM3 | V26 ¹ |
| PA13/MSNUM2 | V25 ¹ |
| PA14/FCC1_RXD3 | T22 ¹ |
| PA15/FCC1_RXD2 | T25 ¹ |
| PA16/FCC1_RXD1 | R24 ¹ |
| PA17/FCC1_RXD0/FCC1_RXD | P22 ¹ |

Table 22. MPC8250 PBGA Package Pinout List (continued)

| Pin Name | Ball |
|---------------------------------|-------------------|
| PC28/CLK4/TIN1/TOUT2/CTS2/CLSN2 | E22 ¹ |
| PC29/CLK3/TIN2/BRGO2/CTS1/CLSN1 | E21 ¹ |
| PC30/CLK2/TOUT1 | D21 ¹ |
| PC31/CLK1/BRGO1 | B20 ¹ |
| PD4/BRGO8/FCC3_RTS/SMRXD2 | AF23 ¹ |
| PD5/DONE1 | AE23 ¹ |
| PD6/DACK1 | AB21 ¹ |
| PD7/SMSYN1/FCC1_TXCLAV2 | AD23 ¹ |
| PD8/SMRXD1/BRGO5 | AD26 ¹ |
| PD9/SMTXD1/BRGO3 | Y22 ¹ |
| PD10/L1CLKOB2/BRGO4 | AB24 ¹ |
| PD11/L1RQB2 | Y23 ¹ |
| PD12 | AA26 ¹ |
| PD13 | W24 ¹ |
| PD14/L1CLKOC2/I2CSCL | V22 ¹ |
| PD15/L1RQC2/I2CSDA | U26 ¹ |
| PD16/SPIMISO | T23 ¹ |
| PD17/BRGO2/SPIMOSI | R25 ¹ |
| PD18/SPICLK | P23 ¹ |
| PD19/SPISEL/BRGO1 | N22 ¹ |
| PD20/RTS4/TENA4/L1RSYNCA2 | M25 ¹ |
| PD21/TXD4/L1RXD0A2/L1RXDA2 | L25 ¹ |
| PD22/RXD4L1TXD0A2/L1TXDA2 | J26 ¹ |
| PD23/RTS3/TENA3 | K22 ¹ |
| PD24/TXD3 | G25 ¹ |
| PD25/RXD3 | H24 ¹ |
| PD26/RTS2/TENA2 | F24 ¹ |
| PD27/TXD2 | H22 ¹ |
| PD28/RXD2 | B22 ¹ |
| PD29/RTS1/TENA1 | D22 ¹ |
| PD30/TXD1 | C21 ¹ |
| PD31/RXD1 | E19 ¹ |
| VCCSYN | D19 |
| VCCSYN1 | K6 |
| GNDSYN | B18 |

Table 22. MPC8250 PBGA Package Pinout List (continued)

| Pin Name | Ball |
|-----------------------|--|
| CLKIN2 | K21 |
| SPARE4 ² | C14 |
| PCI_MODE ³ | AD24 |
| SPARE6 ² | B15 |
| THERMAL0 ⁴ | E17 |
| THERMAL1 ⁴ | C23 |
| I/O power | E6, F6, H6, L5, L6, P6, T6, U6, V5, Y5, AA6, AA8, AA10, AA11, AA14, AA16, AA17, AB19, AB20, W21, U21, T21, P21, N21, M22, J22, H21, F21, F19, F17, E16, F14, E13, E12, F10, E10, E9 |
| Core Power | L3, V4, W3, AC11, AD11, AB15, U25, T24, J24, H25, F23, B19, D17, C17, D10, C10 |
| Ground | A2, B1, B2, A5, C5, C18, D4, D6, G2, L4, P1, R1, R4, AC4, AE7, AC23, Y25, N24, J23, A23, D23, D20, E18, A13, A16, K10, K11, K12, K13, K14, K15, K16, K17, L10, L11, L12, L13, L14, L15, L16, L17, M10, M11, M12, M13, M14, M15, M16, M17, N10, N11, N12, N13, N14, N15, N16, N17, P10, P11, P12, P13, P14, P15, P16, P17, R10, R11, R12, R13, R14, R15, R16, R17, T10, T11, T12, T13, T14, T15, T16, T17, U10, U11, U12, U13, U14, U15, U16, U17 |

¹ The default configuration of the CPM pins (PA[0–31], PB[4–31], PC[0–31], PD[4–31]) is input. To prevent excessive DC current, it is recommended to either pull unused pins to GND or VDDH, or to configure them as outputs.

² Must be pulled down or left floating.

³ If PCI is not desired, must be pulled up or left floating.

⁴ For information on how to use this pin, refer to *MPC8260 PowerQUICC II Thermal Resistor Guide* (AN2271/D).

5 Package Description

The following sections provide the package parameters and mechanical dimensions.

5.1 Package Parameters

Package parameters are provided in [Table 23](#).

Table 23. Package Parameters

| Package | Devices | Outline (mm) | Type | Interconnects | Pitch (mm) | Nominal Unmounted Height (mm) |
|---------|---------|--------------|----------------|---------------|------------|-------------------------------|
| ZU | MPC8250 | 37.5 × 37.5 | TBGA | 480 | 1.27 | 1.55 |
| VV | | | TBGA (Pb free) | | | |
| ZO | | 27 × 27 | PBGA | 516 | 1 | 2.25 |
| VR | | | PBGA (Pb free) | | | |

5.2 Mechanical Dimensions

This section discusses the TBGA and PBGA package dimensions.

6 Ordering Information

Figure 19 provides an example of the Freescale part numbering nomenclature for the MPC8250. In addition to the processor frequency, the part numbering scheme also consists of a part modifier that indicates any enhancement(s) in the part from the original production design. Each part number also contains a revision code that refers to the die mask revision number and is specified in the part numbering scheme for identification purposes only. For more information, contact your local Freescale sales office.




Figure 19. Freescale Part Number Key

7 Document Revision History

Table 24 provides a revision history for this template.

Table 24. Document Revision History

| Revision | Date | Substantive Changes |
|----------|---------|--|
| 2 | 7/2009 | Updated TBGA and PBGA packaging information. |
| 1 | 3/2005 | Document template update |
| 0.9 | 8/2003 | <ul style="list-style-type: none"> Table 2: Modification to supply voltage ranges reflected in notes 2, 3, and 4 Addition of VCCSYN to "Note: Core, PLL, and I/O Supply Voltages" following Table 2 Addition of Figure 2 Addition of note 1 to Table 3 Table 4: Changes to θ_{JA}. Addition of θ_{JB} and θ_{JC} Table 7, Figure 8: Addition of sp42a/sp43a Figure 3 through Figure 8: Addition of notes or modifications Table 9: Change to sp10 Table 14, Table 16, and Table 18: Removal of PLL bypass mode from clock tables Table 20 and Table 22: Addition of note 1 Addition of SPICLK to PC19 in Table 20 and Table 22. It is documented correctly in the <i>MPC8260 PowerQUICC II™ Family Reference Manual</i> but had previously been omitted from Table 20 and Table 22. |
| 0.8 | 11/2002 | Table 22, "VR Pinout": Addition of C18 to the Ground (GND) pin list (page 53) |
| 0.7 | 10/2002 | Table 22, "VR Pinout": Addition of L3 to the Core (VDDx) pin list (page 53) |

Table 24. Document Revision History (continued)

| Revision | Date | Substantive Changes |
|----------|---------|---|
| 0.6 | 10/2002 | Table 22, "VR Pinout": corrected ball assignment for the following pins—A12–A17, \overline{TA} , PD5, PC2. |
| 0.5 | 9/2002 | Addition of VR (516 PBGA) package information. Refer to sections 2.2, 4.2, and 5. |
| 0.4 | 5/2002 | <ul style="list-style-type: none"> Table 2: Notes 2 and 3 Addition of note on page 8: VDDH and VDD tracking Table 14: Note 3 Table 16: Note 1 Table 18: Note 3 |
| 0.3 | 3/2002 | <ul style="list-style-type: none"> Table 20: modified note to pin AF25. |
| 0.2 | 3/2202 | <ul style="list-style-type: none"> Table 20: modified notes to pins AE11 and AF25. Table 20: added note to pins AA1 and AG4 (Therm0 and Therm1). |
| 0.1 | 2/2002 | <ul style="list-style-type: none"> Note 2 for Table 4 (changes in italics): "...greater than <i>or equal to</i> 266 MHz, 200 MHz CPM..." Table 18: core and bus frequency values for the following ranges of MODCK_HMODCK: 0011_000 to 0011_100 and 1011_000 to 1011_1000 Table 20: footnotes added to pins at AE11, AF25, U5, and V4. |
| 0 | 11/2001 | Initial version |

How to Reach Us:

Home Page:

www.freescale.com

email:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
(800) 521-6274
480-768-2130
support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064, Japan
0120 191014
+81 2666 8080
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate,
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
(800) 441-2447
303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The PowerPC name is a trademark of IBM Corp. and is used under license. IEEE 802.3 and 1149.1 are registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2003, 2005, 2009.