

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	PowerPC G2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	266MHz
Co-Processors/DSP	Communications; RISC CPM
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (3)
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 105°C (TJ)
Security Features	-
Package / Case	480-LBGA Exposed Pad
Supplier Device Package	480-TBGA (37.5x37.5)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8250aczumhbc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 1 shows the block diagram for the MPC8250.



Figure 1. MPC8250 Block Diagram

1 Features

The major features of the MPC8250 are as follows:

- Footprint-compatible with the MPC8260
- Dual-issue integer core
 - A core version of the EC603e microprocessor
 - System core microprocessor supporting frequencies of 150–200 MHz
 - Separate 16-Kbyte data and instruction caches:
 - Four-way set associative
 - Physically addressed
 - LRU replacement algorithm
 - PowerPC architecture-compliant memory management unit (MMU)
 - Common on-chip processor (COP) test interface
 - High-performance (4.4–5.1 SPEC95 benchmark at 200 MHz; 280 Dhrystones MIPS at 200 MHz)



- Supports bus snooping for data cache coherency
- Floating-point unit (FPU)
- Separate power supply for internal logic (1.8 V) and for I/O (3.3V)
- Separate PLLs for G2 core and for the CPM
 - G2 core and CPM can run at different frequencies for power/performance optimization
 - Internal core/bus clock multiplier that provides 1.5:1, 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1 ratios
 - Internal CPM/bus clock multiplier that provides 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1 ratios
- 64-bit data and 32-bit address 60x bus
 - Bus supports multiple master designs
 - Supports single- and four-beat burst transfers
 - 64-, 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
 - Supports data parity or ECC and address parity
- 32-bit data and 18-bit address local bus
 - Single-master bus, supports external slaves
 - Eight-beat burst transfers
 - 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
- 60x-to-PCI bridge
 - Programmable host bridge and agent
 - 32-bit data bus, 66 MHz, 3.3 V
 - Synchronous and asynchronous 60x and PCI clock modes
 - All internal address space available to external PCI host
 - DMA for memory block transfers
 - PCI-to-60x address remapping
- System interface unit (SIU)
 - Clock synthesizer
 - Reset controller
 - Real-time clock (RTC) register
 - Periodic interrupt timer
 - Hardware bus monitor and software watchdog timer
 - IEEE 1149.1[™] JTAG test access port
- Twelve-bank memory controller
 - Glueless interface to SRAM, page mode SDRAM, DRAM, EPROM, Flash and other userdefinable peripherals
 - Byte write enables and selectable parity generation
 - 32-bit address decodes with programmable bank size
 - Three user programmable machines, general-purpose chip-select machine, and page-mode pipeline SDRAM machine
 - Byte selects for 64 bus width (60x) and byte selects for 32 bus width (local)



Electrical and Thermal Characteristics

2 Electrical and Thermal Characteristics

This section provides AC and DC electrical specifications and thermal characteristics for the MPC8250.

2.1 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MPC8250. Table 1 shows the maximum electrical ratings.

Rating	Symbol	Value	Unit
Core supply voltage ²	VDD	-0.3 – 2.5	V
PLL supply voltage ²	VCCSYN	-0.3 – 2.5	V
I/O supply voltage ³	VDDH	-0.3 - 4.0	V
Input voltage ⁴	VIN	GND(-0.3) – 3.6	V
Junction temperature	Тj	120	°C
Storage temperature range	T _{STG}	(-55) – (+150)	°C

Table 1. Absolute Maximum Ratings ¹

¹ Absolute maximum ratings are stress ratings only; functional operation (see Table 2) at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage.

² Caution: VDD/VCCSYN must not exceed VDDH by more than 0.4 V at any time, including during power-on reset.

³ Caution: VDDH can exceed VDD/VCCSYN by 3.3 V during power on reset by no more than 100 mSec. VDDH should not exceed VDD/VCCSYN by more than 2.5 V during normal operation.

⁴ Caution: VIN must not exceed VDDH by more than 2.5 V at any time, including during power-on reset.

Table 2 lists recommended operational voltage conditions.

Table 2. Recommended Operating Conditions¹

Rating	Symbol	Value			Unit
Core supply voltage	VDD	1.7 – 1.9 ² 1.7–2.1 ³ 1.9 –2.2 ⁴		1.9 <i>–</i> 2.2 ⁴	V
PLL supply voltage	VCCSYN	1.7 – 1.9 ² 1.7 – 2.1 ³ 1.9 – 2.2		1.9–2.2 ⁴	V
I/O supply voltage	VDDH	3.135 – 3.465			V
Input voltage	VIN	GND (-0.3) – 3.465			V
Junction temperature (maximum)	Тj	105 ⁵			°C
Ambient temperature	Τ _Α		0–70 ⁵		°C

¹ **Caution:** These are the recommended and tested operating conditions. Proper device operating outside of these conditions is not guaranteed.

² CPU frequency less than or equal to 200 MHz.

³ CPU frequency greater than 200 MHz but less than 233 MHz.

⁴ CPU frequency greater than or equal to 233 MHz.

⁵ Note that for extended temperature parts the range is $(-40)_{T_A} - 105_{T_i}$.



Spec N	lumber	Characteristic		p (ns)	Hold	(ns)
Max	Min			83 MHz	66 MHz	83 MHz
sp20	sp21	TDM inputs/SI	15	12	12	10
sp18a	sp19a	SCC/SMC/SPI/I2C inputs—internal clock (NMSI)	20	16	0	0
sp18b	sp19b	SCC/SMC/SPI/I2C inputs—external clock (NMSI)	5	4	5	4
sp22	sp23	PIO/TIMER/IDMA inputs	10	8	3	3

Table 8. AC	Characteristics	for CPM	Inputs ¹
-------------	------------------------	---------	---------------------

¹ Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

Note that although the specifications generally reference the rising edge of the clock, the following AC timing diagrams also apply when the falling edge is the active edge.

Figure 3 shows the FCC external clock.



Figure 3. FCC External Clock Diagram



Figure 6 shows the SCC/SMC/SPI/I²C internal clock.



Note: There are four possible timing conditions for SCC and SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 6. SCC/SMC/SPI/I²C Internal Clock Diagram

Figure 7 shows TDM input and output signals.



Note: There are four possible TDM timing conditions:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 7. TDM Signal Diagram



NOTE

The UPM machine outputs change on the internal tick determined by the memory controller programming; the AC specifications are relative to the internal tick. Note that SDRAM and GPCM machine outputs change on CLKin's rising edge.

3 Clock Configuration Modes

The MPC8250 has three clocking modes: local, PCI host, and PCI agent. The clocking mode is set according to three input pins—PCI_MODE, PCI_CFG[0], PCI_MODCK—as shown in Table 12.

Pins			1S Clocking Mode Free		Reference
PCI_MODE	PCI_CFG[0]	PCI_MODCK ¹		(MHZ)	Kelerence
1	_	—	Local bus	—	Table 13 and Table 14
0	0	0		50–66	T 45
0	0	1	PCI nost	25–50	Table 15 and Table 16
0	1	0	DOL a rest	50–66	
0	1	1	PCI agent	25–50	Table 17 and Table 18

Table	12.	MPC8250	Clocking	Modes
abic	12.	WII 00230	CIOCKING	Moues

¹ Determines PCI clock frequency range. Refer to Section 3.2, "PCI Mode."

In each clocking mode, the configuration of bus, core, PCI, and CPM frequencies is determined by seven bits during the power-up reset—three hardware configuration pins (MODCK[1–3]) and four bits from hardware configuration word[28–31] (MODCK_H). Both the PLLs and the dividers are set according to the selected MPC8250 clock operation mode as described in the following sections.

NOTE

Clock configurations change only after \overline{POR} is asserted.

3.1 Local Bus Mode

Table 13 shows the eight basic clock configurations for the MPC8250. Another 49 configurations are available by using the configuration pin (RSTCONF) and driving four pins on the data bus.

MODCK[1-3]	Input Clock Frequency	CPM Multiplication Factor	CPM Frequency	Core Multiplication Factor	Core Frequency
000	33 MHz	3	100 MHz	4	133 MHz
001	33 MHz	3	100 MHz	5	166 MHz
010	33 MHz	4	133 MHz	4	133 MHz
011	33 MHz	4	133 MHz	5	166 MHz



MODCK[1-3]	Input Clock Frequency	CPM Multiplication Factor	CPM Frequency	Core Multiplication Factor	Core Frequency
100	66 MHz	2	133 MHz	2.5	166 MHz
101	66 MHz	2	133 MHz	3	200 MHz
110	66 MHz	2.5	166 MHz	2.5	166 MHz
111	66 MHz	2.5	166 MHz	3	200 MHz

|--|

Table 14 describes all possible clock configurations when using the hard reset configuration sequence. Note also that basic modes are shown in **boldface** type. The frequencies listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device.

MODCK_H-MODCK[1-3]	Input Clock Frequency ^{2,3}	CPM Multiplication Factor ²	CPM Frequency ²	Core Multiplication Factor ²	Core Frequency ²
0001_000	33 MHz	2	66 MHz	4	133 MHz
0001_001	33 MHz	2	66 MHz	5	166 MHz
0001_010	33 MHz	2	66 MHz	6	200 MHz
0001_011	33 MHz	2	66 MHz	7	233 MHz
0001_100	33 MHz	2	66 MHz	8	266 MHz
0001_101	33 MHz	3	100 MHz	4	133 MHz
0001_110	33 MHz	3	100 MHz	5	166 MHz
0001_111	33 MHz	3	100 MHz	6	200 MHz
0010_000	33 MHz	3	100 MHz	7	233 MHz
0010_001	33 MHz	3	100 MHz	8	266 MHz
0010_010	33 MHz	4	133 MHz	4	133 MHz
0010_011	33 MHz	4	133 MHz	5	166 MHz
0010_100	33 MHz	4	133 MHz	6	200 MHz
0010_101	33 MHz	4	133 MHz	7	233 MHz
0010_110	33 MHz	4	133 MHz	8	266 MHz
0010_111	33 MHz	5	166 MHz	4	133 MHz
0011_000	33 MHz	5	166 MHz	5	166 MHz
0011_001	33 MHz	5	166 MHz	6	200 MHz
0011_010	33 MHz	5	166 MHz	7	233 MHz
0011_011	33 MHz	5	166 MHz	8	266 MHz

Table 14. Clock Configuration Modes¹



Clock Configuration Modes

MODCK_H-MODCK[1-3]	Input Clock Frequency ^{2,3}	CPM Multiplication Factor ²	CPM Frequency ²	Core Multiplication Factor ²	Core Frequency ²		
0011_100	33 MHz	6	200 MHz	4	133 MHz		
0011_101	33 MHz	6	200 MHz	5	166 MHz		
0011_110	33 MHz	6	200 MHz	6	200 MHz		
0011_111	33 MHz	6 200 MHz 7 233					
0100_000	33 MHz	6 200 MHz 8 266 MI					
0100_001			Reserved				
0100_010							
0100_011							
0100_100							
0100_101							
0100_110							
0100_111			Reserved				
0101_000							
0101_001							
0101_010							
0101_011							
0101_100							
0101_101	66 MHz	2	133 MHz	2	133 MHz		
0101_110	66 MHz	2	133 MHz	2.5	166 MHz		
0101_111	66 MHz	2	133 MHz	3	200 MHz		
0110_000	66 MHz	2	133 MHz	3.5	233 MHz		
0110_001	66 MHz	2	133 MHz	4	266 MHz		
0110_010	66 MHz	2	133 MHz	4.5	300 MHz		
0110_011	66 MHz	2.5	166 MHz	2	133 MHz		
0110_100	66 MHz	2.5	166 MHz	2.5	166 MHz		
0110_101	66 MHz	2.5 166 MHz 3 200 N			200 MHz		
0110_110	66 MHz	2.5 166 MHz 3.5 233 MI			233 MHz		
0110_111	66 MHz	2.5	2.5 166 MHz 4 266 M				
0111_000	66 MHz	2.5 166 MHz 4.5 300 MHz					

Table 14. Clock Configuration Modes	¹ (continued)
-------------------------------------	--------------------------

MODCK_H-MODCK[1-3]	Input Clock Frequency ^{2,3}	CPM Multiplication Factor ²	CPM Frequency ²	Core Multiplication Factor ²	Core Frequency ²
0111_001	66 MHz	3	200 MHz	2	133 MHz
0111_010	66 MHz	3	200 MHz	2.5	166 MHz
0111_011	66 MHz	3	200 MHz	3	200 MHz
0111_100	66 MHz	3	200 MHz	3.5	233 MHz
0111_101	66 MHz	3	200 MHz	4	266 MHz
0111_110	66 MHz	3	200 MHz	4.5	300 MHz
0111_111	66 MHz	3.5	233 MHz	2	133 MHz
1000_000	66 MHz	3.5	233 MHz	2.5	166 MHz
1000_001	66 MHz	3.5	233 MHz	3	200 MHz
1000_010	66 MHz	3.5	233 MHz	3.5	233 MHz
1000_011	66 MHz	3.5	233 MHz	4	266 MHz
1000_100	66 MHz	3.5	233 MHz	4.5	300 MHz

Table 14. Clock Configuration M	Modes ¹ ((continued)
---------------------------------	----------------------	-------------

¹ Because of speed dependencies, not all of the possible configurations in Table 14 are applicable.

² The user should choose the input clock frequency and the multiplication factors such that the frequency of the CPU is equal to or greater than 133 MHz (150 MHz for extended temperature parts) and the CPM ranges between 66–233 MHz.

³ Input clock frequency is given only for the purpose of reference. User should set MODCK_H–MODCK_L so that the resulting configuration does not exceed the frequency rating of the user's part.

3.2 PCI Mode

The PCI mode is selected according to three input pins, as shown in Table 12. In addition, note the following:

NOTE: PCI_MODCK

In PCI mode only, PCI_MODCK comes from the LGPL5 pin and MODCK_H[0–3] comes from {LGPL0, LGPL1, LGPL2, LGPL3}.

NOTE: Tval (Output Hold)

The minimum Tval = 2 when PCI_MODCK = 1, and the minimum Tval = 1 when PCI_MODCK = 0. Therefore, designers should use clock configurations that fit this condition to achieve PCI-compliant AC timing.

NOTE

Clock configurations change only after \overline{POR} is asserted.



MODCK[1–3] ¹	Input Clock Frequency (PCI) ²	CPM Multiplication Factor ²	CPM Frequency	Core Multiplication Factor	Core Frequency ³	Bus Division Factor	60x Bus Frequency ⁴
100	66/33 MHz	3/6	200 MHz	3	240 MHz	2.5	80 MHz
101	66/33 MHz	3/6	200 MHz	3.5	280 MHz	2.5	80 MHz
110	66/33 MHz	4/8	266 MHz	3.5	300 MHz	3	88 MHz
111	66/33 MHz	4/8	266 MHz	3	300 MHz	2.5	100 MHz

 Table 17. Clock Default Configurations in PCI Agent Mode (MODCK_HI = 0000)

¹ Assumes MODCK_HI = 0000.

² The frequency depends on the value of PCI_MODCK. If PCI_MODCK is high (logic '1'), the PCI frequency is divided by 2 (33 instead of 66 MHz, etc.) and the CPM multiplication factor is multiplied by 2. Refer to Table 12

- ³ Core frequency = (60x bus frequency)(core multiplication factor)
- ⁴ Bus frequency = CPM frequency / bus division factor

Table 18 describes all possible clock configurations when using the MPC8250's internal PCI bridge in agent mode.

MODCK_H - MODCK[1- 3]	Input Clock Frequency (PCI) ^{1, 2}	CPM Multiplication Factor ¹	CPM Frequency	Core Multiplication Factor	Core Frequency ³	Bus Division Factor	60x Bus Frequency ⁴
0001_001	66/33 MHz	2/4	133 MHz	5	166 MHz	4	33 MHz
0001_010	66/33 MHz	2/4	133 MHz	6	200 MHz	4	33 MHz
0001_011	66/33 MHz	2/4	133 MHz	7	233 MHz	4	33 MHz
0001_100	66/33 MHz	2/4	133 MHz	8	266 MHz	4	33 MHz
0010_001	50/25 MHz	3/6	150 MHz	3	180 MHz	2.5	60 MHz
0010_010	50/25 MHz	3/6	150 MHz	3.5	210 MHz	2.5	60 MHz
0010_011	50/25 MHz	3/6	150 MHz	4	240 MHz	2.5	60 MHz
0010_100	50/25 MHz	3/6	150 MHz	4.5	270 MHz	2.5	60 MHz
0011_000	66/33 MHz	2/4	133 MHz	2.5	110MHz	3	44 MHz
0011_001	66/33 MHz	2/4	133 MHz	3	132 MHz	3	44 MHz
0011_010	66/33 MHz	2/4	133 MHz	3.5	154 MHz	3	44 MHz
0011_011	66/33 MHz	2/4	133 MHz	4	176MHz	3	44 MHz
0011_100	66/33 MHz	2/4	133 MHz	4.5	198 MHz	3	44 MHz
0100_000	66/33 MHz	3/6	200 MHz	2.5	166 MHz	3	66 MHz
0100_001	66/33 MHz	3/6	200 MHz	3	200 MHz	3	66 MHz
0100_010	66/33 MHz	3/6	200 MHz	3.5	233 MHz	3	66 MHz

Table 18. Clock Configuration Modes in PCI Agent Mode



Clock Configuration Modes

MODCK_H _ MODCK[1- 3]	Input Clock Frequency (PCI) ^{1, 2}	CPM Multiplication Factor ¹	CPM Frequency	Core Multiplication Factor	Core Frequency ³	Bus Division Factor	60x Bus Frequency ⁴
0100_011	66/33 MHz	3/6	200 MHz	4	266 MHz	3	66 MHz
0100_100	66/33 MHz	3/6	200 MHz	4.5	300 MHz	3	66 MHz
0101_000 ⁵	33 MHz	5	166 MHz	2.5	166 MHz	2.5	66 MHz
0101_001 ⁵	33 MHz	5	166 MHz	3	200 MHz	2.5	66 MHz
0101_010 ⁵	33 MHz	5	166 MHz	3.5	233 MHz	2.5	66 MHz
0101_011 ⁵	33 MHz	5	166 MHz	4	266 MHz	2.5	66 MHz
0101_100 ⁵	33 MHz	5	166 MHz	4.5	300 MHz	2.5	66 MHz
0110_000	50/25 MHz	4/8	200 MHz	2.5	166 MHz	3	66 MHz
0110_001	50/25 MHz	4/8	200 MHz	3	200 MHz	3	66 MHz
0110_010	50/25 MHz	4/8	200 MHz	3.5	233 MHz	3	66 MHz
0110_011	50/25 MHz	4/8	200 MHz	4	266 MHz	3	66 MHz
0110_100	50/25 MHz	4/8	200 MHz	4.5	300 MHz	3	66 MHz
0111_000	66/33 MHz	3/6	200 MHz	2	200 MHz	2	100 MHz
0111_001	66/33 MHz	3/6	200 MHz	2.5	250 MHz	2	100 MHz
0111_010	66/33 MHz	3/6	200 MHz	3	300 MHz	2	100 MHz
0111_011	66/33 MHz	3/6	200 MHz	3.5	350 MHz	2	100 MHz
1000_000	66/33 MHz	3/6	200 MHz	2	160 MHz	2.5	80 MHz
1000_001	66/33 MHz	3/6	200 MHz	2.5	200 MHz	2.5	80 MHz
1000_010	66/33 MHz	3/6	200 MHz	3	240 MHz	2.5	80 MHz
1000_011	66/33 MHz	3/6	200 MHz	3.5	280 MHz	2.5	80 MHz
1000_100	66/33 MHz	3/6	200 MHz	4	320 MHz	2.5	80 MHz
1000_101	66/33 MHz	3/6	200 MHz	4.5	360 MHz	2.5	80 MHz
1001_000	66/33 MHz	4/8	266 MHz	2.5	166 MHz	4	66 MHz
1001_001	66/33 MHz	4/8	266 MHz	3	200 MHz	4	66 MHz
1001_010	66/33 MHz	4/8	266 MHz	3.5	233 MHz	4	66 MHz
1001_011	66/33 MHz	4/8	266 MHz	4	266 MHz	4	66 MHz
1001_100	66/33 MHz	4/8	266 MHz	4.5	300 MHz	4	66 MHz

Table 18. Clock Configuration Modes in PCI Agent Mode (continued)



Pinout

Pin Name	Ball
A13	L5
A14	L4
A15	L3
A16	L2
A17	L1
A18	M5
A19	N5
A20	N4
A21	N3
A22	N2
A23	N1
A24	P4
A25	P3
A26	P2
A27	P1
A28	R1
A29	R3
A30	R5
A31	R4
тто	F1
ΤΤ1	G4
Π2	G3
ттз	G2
TT4	F2
TBST	D3
TSIZO	C1
TSIZ1	E4
TSIZ2	D2
TSIZ3	F5
AACK	F3
ARTRY	E1
DBG	V1
DBB/IRQ3	V2
D0	B20
D1	A18

Table 20. MPC8250 TBGA Package Pinout List (continued)



Pinout

Pin Name	Ball
D37	C8
D38	E7
D39	A3
D40	D18
D41	A17
D42	A14
D43	B12
D44	A10
D45	D8
D46	B6
D47	C4
D48	C18
D49	E16
D50	B14
D51	C12
D52	B10
D53	A7
D54	C6
D55	D5
D56	B18
D57	B16
D58	E14
D59	D12
D60	C10
D61	E8
D62	D6
D63	C2
DP0/RSRV/EXT_BR2	B22
IRQ1/DP1/EXT_BG2	A22
IRQ2/DP2/TLBISYNC/EXT_DBG2	E21
IRQ3/DP3/CKSTP_OUT/EXT_BR3	D21
IRQ4/DP4/CORE_SRESET/EXT_BG3	C21
IRQ5/DP5/TBEN/EXT_DBG3	B21
IRQ6/DP6/CSE0	A21
IRQ7/DP7/CSE1	E20

Table 20. MPC8250 TBGA Package Pinout List (continued)



Table	20	MPC8250	TRGA	Package	Pinout	list	(continued	١
Table	20.	WIT C0250	IDOA	I acrage	i mout	LISU	Commueu	,

Pin Name	Ball
PSDVAL	V3
ТА	C22
TEA	V5
GBL/IRQ1	W1
CI/BADDR29/IRQ2	U2
WT/BADDR30/IRQ3	U3
L2_HIT/IRQ4	Y4
CPU_BG/BADDR31/IRQ5	U4
CPU_DBG	R2
CPU_BR	Y3
CS0	F25
CS1	C29
CS2	E27
CS3	E28
CS4	F26
CS5	F27
CS6	F28
CS7	G25
CS8	D29
CS9	E29
CS10/BCTL1	F29
CS11/AP0	G28
BADDR27	T5
BADDR28	U1
ALE	T2
BCTL0	A27
PWE0/PSDDQM0/PBS0	C25
PWE1/PSDDQM1/PBS1	E24
PWE2/PSDDQM2/PBS2	D24
PWE3/PSDDQM3/PBS3	C24
PWE4/PSDDQM4/PBS4	B26
PWE5/PSDDQM5/PBS5	A26
PWE6/PSDDQM6/PBS6	B25
PWE7/PSDDQM7/PBS7	A25
PSDA10/PGPL0	E23



4.2.1 PBGA Pin Assignments

Figure 15 shows the pinout of the PBGA package as viewed from the top surface.



Not to Scale

Figure 15. Pinout of the 516 PBGA Package (View from Top)



Pinout

Pin Name	Ball
PA18/FCC1_TXD0/FCC1_TXD	N26 ¹
PA19/FCC1_TXD1	N23 ¹
PA20/FCC1_TXD2	K26 ¹
PA21/FCC1_TXD3	L23 ¹
PA22	K23 ¹
PA23	H26 ¹
PA24/MSNUM1	F25 ¹
PA25/MSNUM0	D26 ¹
PA26/FCC1_MII_RX_ER	D25 ¹
PA27/FCC1_MII_RX_DV	C25 ¹
PA28/FCC1_MII_TX_EN	C22 ¹
PA29/FCC1_MII_TX_ER	B21 ¹
PA30/FCC1_MII_CRS/FCC1_RTS	A20 ¹
PA31/FCC1_MII_COL	A19 ¹
PB4/FCC3_TXD3/L1RSYNCA2/ FCC3_RTS	AD21 ¹
PB5/FCC3_TXD2/L1TSYNCA2/ L1GNTA2	AD22 ¹
PB6/FCC3_TXD1/L1RXDA2/L1RXD0A2	AC22 ¹
PB7/FCC3_TXD0/FCC3_TXD/ L1TXDA2/L1TXD0A2	AE26 ¹
PB8/FCC3_RXD0/FCC3_RXD/TXD3	AB23 ¹
PB9/FCC3_RXD1/L1TXD2A2	AC26 ¹
PB10/FCC3_RXD2	AB26 ¹
PB11/FCC3_RXD3	AA25 ¹
PB12/FCC3_MII_CRS/TXD2	W26 ¹
PB13/FCC3_MII_COL/L1TXD1A2	W25 ¹
PB14/FCC3_MII_TX_EN/RXD3	V24 ¹
PB15/FCC3_MII_TX_ER/RXD2	U24 ¹
PB16/FCC3_MII_RX_ER/CLK18	R22 ¹
PB17/FCC3_MII_RX_DV/CLK17	R23 ¹
PB18/FCC2_RXD3/L1CLKOD2/ L1RXD2A2	M23 ¹
PB19FCC2_RXD2/L1RQD2/L1RXD3A2	L24 ¹
PB20/FCC2_RXD1/L1RSYNCD2/ L1TXD1A1	K24 ¹
PB21/FCC2_RXD0/FCC2_RXD/ L1TSYNCD2/L1GNTD2	L21 ¹
PB22/FCC2_TXD0/FCC2_TXD/ L1RXDD2	P25 ¹
PB23/FCC2_TXD1/L1TXDD2	N25 ¹
PB24/FCC2_TXD2/L1RSYNCC2	E26 ¹

Table 22. MPC8250 PBGA Package Pinout List (continued)



Pin Name	Ball
CLKIN2	K21
SPARE4 ²	C14
PCI_MODE ³	AD24
SPARE6 ²	B15
THERMAL0 ⁴	E17
THERMAL1 ⁴	C23
I/O power	E6, F6, H6, L5, L6, P6, T6, U6, V5, Y5, AA6, AA8, AA10, AA11, AA14, AA16, AA17, AB19, AB20, W21, U21, T21, P21, N21, M22, J22, H21, F21, F19, F17, E16, F14, E13, E12, F10, E10, E9
Core Power	L3, V4, W3, AC11, AD11, AB15, U25, T24, J24, H25, F23, B19, D17, C17, D10, C10
Ground	A2, B1, B2, A5, C5, C18, D4, D6, G2, L4, P1, R1, R4, AC4, AE7, AC23, Y25, N24, J23, A23, D23, D20, E18, A13, A16, K10, K11, K12, K13, K14, K15, K16, K17, L10, L11, L12, L13, L14, L15, L16, L17, M10, M11, M12, M13, M14, M15, M16, M17, N10, N11, N12, N13, N14, N15, N16, N17, P10, P11, P12, P13, P14, P15, P16, P17, R10, R11,R12, R13, R14, R15, R16, R17, T10, T11, T12, T13, T14, T15, T16, T17, U10, U11, U12, U13, U14, U15, U16, U17

Table 22. MPC8250 PBGA Package Pinout List (continued)

¹ The default configuration of the CPM pins (PA[0–31], PB[4–31], PC[0–31], PD[4–31]) is input. To prevent excessive DC current, it is recommended to either pull unused pins to GND or VDDH, or to configure them as outputs.

² Must be pulled down or left floating.

³ If PCI is not desired, must be pulled up or left floating.

⁴ For information on how to use this pin, refer to *MPC8260 PowerQUICC II Thermal Resistor Guide* (AN2271/D).

5 Package Description

The following sections provide the package parameters and mechanical dimensions.



Package Description

5.2.2 PBGA Package Dimensions

Figure 18 provides the mechanical dimensions and bottom surface nomenclature of the 516 PBGA package.



Figure 18. Mechanical Dimensions and Bottom Surface Nomenclature—516 PBGA



6 Ordering Information

Figure 19 provides an example of the Freescale part numbering nomenclature for the MPC8250. In addition to the processor frequency, the part numbering scheme also consists of a part modifier that indicates any enhancement(s) in the part from the original production design. Each part number also contains a revision code that refers to the die mask revision number and is specified in the part numbering scheme for identification purposes only. For more information, contact your local Freescale sales office.



Figure 19. Freescale Part Number Key

7 Document Revision History

Table 24 provides a revision history for this template.

Table 24.	Document	Revision	History
-----------	----------	----------	---------

Revision	Date	Substantive Changes
2	7/2009	Updated TBGA and PBGA packaging information.
1	3/2005	Document template update
0.9	8/2003	 Table 2: Modification to supply voltage ranges reflected in notes 2, 3, and 4 Addition of VCCSYN to "Note: Core, PLL, and I/O Supply Voltages" following Table 2 Addition of Figure 2 Addition of note 1 to Table 3 Table 4: Changes to θ_{JA}. Addition of θ_{JB} and θ_{JC} Table 7, Figure 8: Addition of sp42a/sp43a Figure 3 through Figure 8: Addition of notes or modifications Table 9: Change to sp10 Table 14, Table 16, and Table 18: Removal of PLL bypass mode from clock tables Table 20 and Table 22: Addition of note 1 Addition of SPICLK to PC19 in Table 20 and Table 22. It is documented correctly in the <i>MPC8260 PowerQUICC II™ Family Reference Manual</i> but had previously been omitted from Table 20 and Table 22.
0.8	11/2002	Table 22, "VR Pinout": Addition of C18 to the Ground (GND) pin list (page 53)
0.7	10/2002	Table 22, "VR Pinout": Addition of L3 to the Core (VDDx) pin list (page 53)

How to Reach Us:

Home Page: www.freescale.com email:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 (800) 521-6274 480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064, Japan 0120 191014 +81 2666 8080 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate, Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 (800) 441-2447 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com

Document Number: MPC8250EC Rev. 2 07/2009 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The PowerPC name is a trademark of IBM Corp. and is used under license. IEEE 802.3 and 1149.1 are registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE.All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2003, 2005, 2009.

