

Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC G2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	266MHz
Co-Processors/DSP	Communications; RISC CPM
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (3)
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	480-LBGA Exposed Pad
Supplier Device Package	480-TBGA (37.5x37.5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8250azumhbc">https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8250azumhbc</a>

Figure 1 shows the block diagram for the MPC8250.




Figure 1. MPC8250 Block Diagram

# 1 Features

The major features of the MPC8250 are as follows:

- Footprint-compatible with the MPC8260
- Dual-issue integer core
  - A core version of the EC603e microprocessor
  - System core microprocessor supporting frequencies of 150–200 MHz
  - Separate 16-Kbyte data and instruction caches:
    - Four-way set associative
    - Physically addressed
    - LRU replacement algorithm
  - PowerPC architecture-compliant memory management unit (MMU)
  - Common on-chip processor (COP) test interface
  - High-performance (4.4–5.1 SPEC95 benchmark at 200 MHz; 280 Dhrystones MIPS at 200 MHz)

- 2,048 bytes of SI RAM
- Bit or byte resolution
- Independent transmit and receive routing, frame synchronization
- Supports T1, CEPT, T1/E1, T3/E3, pulse code modulation highway, ISDN basic rate, ISDN primary rate, Freescale interchip digital link (IDL), general circuit interface (GCI), and user-defined TDM serial interfaces
- Eight independent baud rate generators and 20 input clock pins for supplying clocks to FCCs, SCCs, SMCs, and serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers
- PCI bridge
  - PCI Specification Revision 2.2 compliant and supports frequencies up to 66 MHz
  - On-chip arbitration
  - Support for PCI to 60x memory and 60x memory to PCI streaming
  - PCI Host Bridge or Peripheral capabilities
  - Includes 4 DMA channels for the following transfers:
    - PCI-to-60x to 60x-to-PCI
    - 60x-to-PCI to PCI-to-60x
    - PCI-to-60x to PCI-to-60x
    - 60x-to-PCI to 60x-to-PCI
  - Includes all of the configuration registers (which are automatically loaded from the EPROM and used to configure the MPC8265A) required by the PCI standard as well as message and doorbell registers
  - Supports the I<sub>2</sub>O standard
  - Hot-Swap friendly (supports the Hot Swap Specification as defined by PICMG 2.1 R1.0 August 3, 1998)
  - Support for 66 MHz, 3.3 V specification
  - 60x-PCI bus core logic which uses a buffer pool to allocate buffers for each port
  - Makes use of the local bus signals, so there is no need for additional pins

## 2 Electrical and Thermal Characteristics

This section provides AC and DC electrical specifications and thermal characteristics for the MPC8250.

### 2.1 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MPC8250. [Table 1](#) shows the maximum electrical ratings.

**Table 1. Absolute Maximum Ratings**<sup>1</sup>

Rating	Symbol	Value	Unit
Core supply voltage <sup>2</sup>	VDD	-0.3 – 2.5	V
PLL supply voltage <sup>2</sup>	VCCSYN	-0.3 – 2.5	V
I/O supply voltage <sup>3</sup>	VDDH	-0.3 – 4.0	V
Input voltage <sup>4</sup>	VIN	GND(-0.3) – 3.6	V
Junction temperature	T <sub>j</sub>	120	°C
Storage temperature range	T <sub>STG</sub>	(-55) – (+150)	°C

<sup>1</sup> Absolute maximum ratings are stress ratings only; functional operation (see [Table 2](#)) at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage.

<sup>2</sup> **Caution:** VDD/VCCSYN must not exceed VDDH by more than 0.4 V at any time, including during power-on reset.

<sup>3</sup> **Caution:** VDDH can exceed VDD/VCCSYN by 3.3 V during power on reset by no more than 100 mSec. VDDH should not exceed VDD/VCCSYN by more than 2.5 V during normal operation.

<sup>4</sup> **Caution:** VIN must not exceed VDDH by more than 2.5 V at any time, including during power-on reset.

[Table 2](#) lists recommended operational voltage conditions.

**Table 2. Recommended Operating Conditions**<sup>1</sup>

Rating	Symbol	Value			Unit
Core supply voltage	VDD	1.7 – 1.9 <sup>2</sup>	1.7–2.1 <sup>3</sup>	1.9–2.2 <sup>4</sup>	V
PLL supply voltage	VCCSYN	1.7 – 1.9 <sup>2</sup>	1.7–2.1 <sup>3</sup>	1.9–2.2 <sup>4</sup>	V
I/O supply voltage	VDDH	3.135 – 3.465			V
Input voltage	VIN	GND (-0.3) – 3.465			V
Junction temperature (maximum)	T <sub>j</sub>	105 <sup>5</sup>			°C
Ambient temperature	T <sub>A</sub>	0–70 <sup>5</sup>			°C

<sup>1</sup> **Caution:** These are the recommended and tested operating conditions. Proper device operating outside of these conditions is not guaranteed.

<sup>2</sup> CPU frequency less than or equal to 200 MHz.

<sup>3</sup> CPU frequency greater than 200 MHz but less than 233 MHz.

<sup>4</sup> CPU frequency greater than or equal to 233 MHz.

<sup>5</sup> Note that for extended temperature parts the range is (-40)<sub>T<sub>A</sub></sub> – 105<sub>T<sub>j</sub></sub>.

where  $K$  is a constant pertaining to the particular part.  $K$  can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of  $K$ , the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

### 2.3.1 Layout Practices

Each  $V_{CC}$  pin should be provided with a low-impedance path to the board's power supply. Each ground pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The  $V_{CC}$  power supply should be bypassed to ground using at least four  $0.1 \mu\text{F}$  by-pass capacitors located as close as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip  $V_{CC}$  and ground should be kept to less than half an inch per capacitor lead. A four-layer board is recommended, employing two inner layers as  $V_{CC}$  and GND planes.

All output pins on the MPC8250 have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized in order to minimize overdamped conditions and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the  $V_{CC}$  and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.

Table 5 provides preliminary, estimated power dissipation for various configurations. Note that suitable thermal management is required for conditions above  $P_D = 3\text{W}$  (when the ambient temperature is  $70^\circ\text{C}$  or greater) to ensure the junction temperature does not exceed the maximum specified value. Also note that the I/O power should be included when determining whether to use a heat sink.

**Table 5. Estimated Power Dissipation for Various Configurations <sup>1</sup>**

Bus (MHz)	CPM Multiplier	Core CPU Multiplier	CPM (MHz)	CPU (MHz)	$P_{INT}(W)$ <sup>2</sup>			
					Vddl 1.8 Volts		Vddl 2.0 Volts	
					Nominal	Maximum	Nominal	Maximum
66.66	2	3	133	200	1.2	2	1.8	2.3
66.66	2.5	3	166	200	1.3	2.1	1.9	2.3
66.66	3	4	200	266	—	—	2.3	2.9
66.66	3	4.5	200	300	—	—	2.4	3.1
83.33	2	3	166	250	—	—	2.2	2.8
83.33	2	3	166	250	—	—	2.2	2.8
83.33	2.5	3.5	208	291	—	—	2.4	3.1

<sup>1</sup> Test temperature = room temperature ( $25^\circ\text{C}$ )

<sup>2</sup>  $P_{INT} = I_{DD} \times V_{DD}$  Watts


**Table 8. AC Characteristics for CPM Inputs <sup>1</sup>**

Spec Number		Characteristic	Setup (ns)		Hold (ns)	
Max	Min		66 MHz	83 MHz	66 MHz	83 MHz
sp20	sp21	TDM inputs/SI	15	12	12	10
sp18a	sp19a	SCC/SMC/SPI/I2C inputs—internal clock (NMSI)	20	16	0	0
sp18b	sp19b	SCC/SMC/SPI/I2C inputs—external clock (NMSI)	5	4	5	4
sp22	sp23	PIO/TIMER/IDMA inputs	10	8	3	3

<sup>1</sup> Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

Note that although the specifications generally reference the rising edge of the clock, the following AC timing diagrams also apply when the falling edge is the active edge.

Figure 3 shows the FCC external clock.


**Figure 3. FCC External Clock Diagram**

**Table 14. Clock Configuration Modes <sup>1</sup> (continued)**

MODCK_H–MODCK[1–3]	Input Clock Frequency <sup>2,3</sup>	CPM Multiplication Factor <sup>2</sup>	CPM Frequency <sup>2</sup>	Core Multiplication Factor <sup>2</sup>	Core Frequency <sup>2</sup>
0011_100	33 MHz	6	200 MHz	4	133 MHz
0011_101	33 MHz	6	200 MHz	5	166 MHz
0011_110	33 MHz	6	200 MHz	6	200 MHz
0011_111	33 MHz	6	200 MHz	7	233 MHz
0100_000	33 MHz	6	200 MHz	8	266 MHz
0100_001	Reserved				
0100_010					
0100_011					
0100_100					
0100_101					
0100_110					
0100_111	Reserved				
0101_000					
0101_001					
0101_010					
0101_011					
0101_100					
0101_101	66 MHz	2	133 MHz	2	133 MHz
0101_110	<b>66 MHz</b>	<b>2</b>	<b>133 MHz</b>	<b>2.5</b>	<b>166 MHz</b>
0101_111	<b>66 MHz</b>	<b>2</b>	<b>133 MHz</b>	<b>3</b>	<b>200 MHz</b>
0110_000	66 MHz	2	133 MHz	3.5	233 MHz
0110_001	66 MHz	2	133 MHz	4	266 MHz
0110_010	66 MHz	2	133 MHz	4.5	300 MHz
0110_011	66 MHz	2.5	166 MHz	2	133 MHz
0110_100	<b>66 MHz</b>	<b>2.5</b>	<b>166 MHz</b>	<b>2.5</b>	<b>166 MHz</b>
0110_101	<b>66 MHz</b>	<b>2.5</b>	<b>166 MHz</b>	<b>3</b>	<b>200 MHz</b>
0110_110	66 MHz	2.5	166 MHz	3.5	233 MHz
0110_111	66 MHz	2.5	166 MHz	4	266 MHz
0111_000	66 MHz	2.5	166 MHz	4.5	300 MHz

**Table 14. Clock Configuration Modes <sup>1</sup> (continued)**

MODCK_H–MODCK[1–3]	Input Clock Frequency <sup>2,3</sup>	CPM Multiplication Factor <sup>2</sup>	CPM Frequency <sup>2</sup>	Core Multiplication Factor <sup>2</sup>	Core Frequency <sup>2</sup>
0111_001	66 MHz	3	200 MHz	2	133 MHz
0111_010	66 MHz	3	200 MHz	2.5	166 MHz
0111_011	66 MHz	3	200 MHz	3	200 MHz
0111_100	66 MHz	3	200 MHz	3.5	233 MHz
0111_101	66 MHz	3	200 MHz	4	266 MHz
0111_110	66 MHz	3	200 MHz	4.5	300 MHz
0111_111	66 MHz	3.5	233 MHz	2	133 MHz
1000_000	66 MHz	3.5	233 MHz	2.5	166 MHz
1000_001	66 MHz	3.5	233 MHz	3	200 MHz
1000_010	66 MHz	3.5	233 MHz	3.5	233 MHz
1000_011	66 MHz	3.5	233 MHz	4	266 MHz
1000_100	66 MHz	3.5	233 MHz	4.5	300 MHz

<sup>1</sup> Because of speed dependencies, not all of the possible configurations in Table 14 are applicable.

<sup>2</sup> The user should choose the input clock frequency and the multiplication factors such that the frequency of the CPU is equal to or greater than 133 MHz (150 MHz for extended temperature parts) and the CPM ranges between 66–233 MHz.

<sup>3</sup> Input clock frequency is given only for the purpose of reference. User should set MODCK\_H–MODCK\_L so that the resulting configuration does not exceed the frequency rating of the user's part.

## 3.2 PCI Mode

The PCI mode is selected according to three input pins, as shown in Table 12. In addition, note the following:

### NOTE: PCI\_MODCK

In PCI mode only, PCI\_MODCK comes from the LGPL5 pin and MODCK\_H[0–3] comes from {LGPL0, LGPL1, LGPL2, LGPL3}.

### NOTE: Tval (Output Hold)

The minimum Tval = 2 when PCI\_MODCK = 1, and the minimum Tval = 1 when PCI\_MODCK = 0. Therefore, designers should use clock configurations that fit this condition to achieve PCI-compliant AC timing.

### NOTE

Clock configurations change only after  $\overline{\text{POR}}$  is asserted.

Table 16. Clock Configuration Modes in PCI Host Mode (continued)

MODCK_H – MODCK[1– 3]	Input Clock Frequency <sup>1</sup> (Bus)	CPM Multiplication Factor	CPM Frequency	Core Multiplication Factor	Core Frequency	PCI Division Factor <sup>2</sup>	PCI Frequency <sup>2</sup>
0011_010 <sup>3</sup>	33 MHz	5	166 MHz	7	233 MHz	5	33 MHz
0011_011 <sup>3</sup>	33 MHz	5	166 MHz	8	266 MHz	5	33 MHz
0100_000 <sup>3</sup>	33 MHz	6	200 MHz	5	166 MHz	6	33 MHz
0100_001 <sup>3</sup>	33 MHz	6	200 MHz	6	200 MHz	6	33 MHz
0100_010 <sup>3</sup>	33 MHz	6	200 MHz	7	233 MHz	6	33 MHz
0100_011 <sup>3</sup>	33 MHz	6	200 MHz	8	266 MHz	6	33 MHz
0101_000	<b>66 MHz</b>	<b>2</b>	<b>133 MHz</b>	<b>2.5</b>	<b>166 MHz</b>	<b>2/4</b>	<b>66/33 MHz</b>
0101_001	<b>66 MHz</b>	<b>2</b>	<b>133 MHz</b>	<b>3</b>	<b>200 MHz</b>	<b>2/4</b>	<b>66/33 MHz</b>
0101_010	66 MHz	2	133 MHz	3.5	233 MHz	2/4	66/33 MHz
0101_011	66 MHz	2	133 MHz	4	266 MHz	2/4	66/33 MHz
0101_100	66 MHz	2	133 MHz	4.5	300 MHz	2/4	66/33 MHz
0110_000	<b>66 MHz</b>	<b>2.5</b>	<b>166 MHz</b>	<b>2.5</b>	<b>166 MHz</b>	<b>3/6</b>	<b>55/28 MHz</b>
0110_001	<b>66 MHz</b>	<b>2.5</b>	<b>166 MHz</b>	<b>3</b>	<b>200 MHz</b>	<b>3/6</b>	<b>55/28 MHz</b>
0110_010	66 MHz	2.5	166 MHz	3.5	233 MHz	3/6	55/28 MHz
0110_011	66 MHz	2.5	166 MHz	4	266 MHz	3/6	55/28 MHz
0110_100	66 MHz	2.5	166 MHz	4.5	300 MHz	3/6	55/28 MHz
0111_000	66 MHz	3	200 MHz	2.5	166 MHz	3/6	66/33 MHz
0111_001	66 MHz	3	200 MHz	3	200 MHz	3/6	66/33 MHz
0111_010	66 MHz	3	200 MHz	3.5	233 MHz	3/6	66/33 MHz
0111_011	66 MHz	3	200 MHz	4	266 MHz	3/6	66/33 MHz
0111_100	66 MHz	3	200 MHz	4.5	300 MHz	3/6	66/33 MHz
1000_000	66 MHz	3	200 MHz	2.5	166 MHz	4/8	50/25 MHz
1000_001	66 MHz	3	200 MHz	3	200 MHz	4/8	50/25 MHz
1000_010	66 MHz	3	200 MHz	3.5	233 MHz	4/8	50/25 MHz
1000_011	66 MHz	3	200 MHz	4	266 MHz	4/8	50/25 MHz
1000_100	66 MHz	3	200 MHz	4.5	300 MHz	4/8	50/25 MHz
1001_000	66 MHz	3.5	233 MHz	2.5	166 MHz	4/8	58/29 MHz

**Table 18. Clock Configuration Modes in PCI Agent Mode (continued)**

MODCK_H – MODCK[1– 3]	Input Clock Frequency (PCI) <sup>1, 2</sup>	CPM Multiplication Factor <sup>1</sup>	CPM Frequency	Core Multiplication Factor	Core Frequency <sup>3</sup>	Bus Division Factor	60x Bus Frequency <sup>4</sup>
1010_000	66/33 MHz	4/8	266 MHz	2.5	222 MHz	3	88 MHz
1010_001	66/33 MHz	4/8	266 MHz	3	266 MHz	3	88 MHz
1010_010	66/33 MHz	4/8	266 MHz	3.5	300 MHz	3	88 MHz
1010_011	66/33 MHz	4/8	266 MHz	4	350 MHz	3	88 MHz
1010_100	66/33 MHz	4/8	266 MHz	4.5	400 MHz	3	88 MHz
1011_000	66/33 MHz	4/8	266 MHz	2	212MHz	2.5	106 MHz
1011_001	66/33 MHz	4/8	266 MHz	2.5	265 MHz	2.5	106 MHz
1011_010	66/33 MHz	4/8	266 MHz	3	318 MHz	2.5	106 MHz
1011_011	66/33 MHz	4/8	266 MHz	3.5	371 MHz	2.5	106 MHz
1011_100	66/33 MHz	4/8	266 MHz	4	424 MHz	2.5	106 MHz

<sup>1</sup> The frequency depends on the value of PCI\_MODCK. If PCI\_MODCK is high (logic '1'), the PCI frequency is divided by 2 (33 instead of 66 MHz, etc.) and the CPM multiplication factor is multiplied by 2. Refer to [Table 12](#)

<sup>2</sup> Input clock frequency is given only for the purpose of reference. User should set MODCK\_H–MODCK\_L so that the resulting configuration does not exceed the frequency rating of the user's part.

<sup>3</sup> Core frequency = (60x bus frequency)(core multiplication factor)

<sup>4</sup> Bus frequency = CPM frequency / bus division factor

<sup>5</sup> In this mode, PCI\_MODCK must be "1".

## 4 Pinout

This section provides the pin assignments and pinout list for the MPC8250.

### 4.1 TBGA Package

The following figures and table represent the standard 480 TBGA package. For information on the alternate package, refer to [Section 4.2, "PBGA Package."](#)

**Table 20. MPC8250 TBGA Package Pinout List (continued)**

Pin Name	Ball
D37	C8
D38	E7
D39	A3
D40	D18
D41	A17
D42	A14
D43	B12
D44	A10
D45	D8
D46	B6
D47	C4
D48	C18
D49	E16
D50	B14
D51	C12
D52	B10
D53	A7
D54	C6
D55	D5
D56	B18
D57	B16
D58	E14
D59	D12
D60	C10
D61	E8
D62	D6
D63	C2
DP0/RSRV/EXT_BR2	B22
$\overline{\text{IRQ1/DP1/EXT\_BG2}}$	A22
$\overline{\text{IRQ2/DP2/TLBISYNC/EXT\_DBG2}}$	E21
$\overline{\text{IRQ3/DP3/CKSTP\_OUT/EXT\_BR3}}$	D21
$\overline{\text{IRQ4/DP4/CORE\_SRESET/EXT\_BG3}}$	C21
$\overline{\text{IRQ5/DP5/TBEN/EXT\_DBG3}}$	B21
$\overline{\text{IRQ6/DP6/CSE0}}$	A21
$\overline{\text{IRQ7/DP7/CSE1}}$	E20

**Table 20. MPC8250 TBGA Package Pinout List (continued)**


Pin Name	Ball
LCL_D1/AD1	J29
LCL_D2/AD2	J28
LCL_D3/AD3	J27
LCL_D4/AD4	J26
LCL_D5/AD5	J25
LCL_D6/AD6	K25
LCL_D7/AD7	L29
LCL_D8/AD8	L27
LCL_D9/AD9	L26
LCL_D10/AD10	L25
LCL_D11/AD11	M29
LCL_D12/AD12	M28
LCL_D13/AD13	M27
LCL_D14/AD14	M26
LCL_D15/AD15	N29
LCL_D16/AD16	T25
LCL_D17/AD17	U27
LCL_D18/AD18	U26
LCL_D19/AD19	U25
LCL_D20/AD20	V29
LCL_D21/AD21	V28
LCL_D22/AD22	V27
LCL_D23/AD23	V26
LCL_D24/AD24	W27
LCL_D25/AD25	W26
LCL_D26/AD26	W25
LCL_D27/AD27	Y29
LCL_D28/AD28	Y28
LCL_D29/AD29	Y25
LCL_D30/AD30	AA29
LCL_D31/AD31	AA28
LCL_DP0/C0/ $\overline{BE0}$	L28
LCL_DP1/C1/ $\overline{BE1}$	N28
LCL_DP2/C2/ $\overline{BE2}$	T28
LCL_DP3/C3/ $\overline{BE3}$	W28

**Table 20. MPC8250 TBGA Package Pinout List (continued)**

Pin Name	Ball
PA17/FCC1_RXD0/FCC1_RXD	AE16 <sup>1</sup>
PA18/FCC1_TXD0/FCC1_TXD	AJ16 <sup>1</sup>
PA19/FCC1_TXD1	AG15 <sup>1</sup>
PA20/FCC1_TXD2	AJ13 <sup>1</sup>
PA21/FCC1_TXD3	AE13 <sup>1</sup>
PA22	AF12 <sup>1</sup>
PA23	AG11 <sup>1</sup>
PA24/MSNUM1	AH9 <sup>1</sup>
PA25/MSNUM0	AJ8 <sup>1</sup>
PA26/FCC1_MII_RX_ER	AH7 <sup>1</sup>
PA27/FCC1_MII_RX_DV	AF7 <sup>1</sup>
PA28/FCC1_MII_TX_EN	AD5 <sup>1</sup>
PA29/FCC1_MII_TX_ER	AF1 <sup>1</sup>
PA30/FCC1_MII_CRD/FCC1_RT5	AD3 <sup>1</sup>
PA31/FCC1_MII_COL	AB5 <sup>1</sup>
PB4/FCC3_TXD3/L1RSYNCA2/FCC3_RT5	AD28 <sup>1</sup>
PB5/FCC3_TXD2/L1TSYNCA2/L1GNTA2	AD26 <sup>1</sup>
PB6/FCC3_TXD1/L1RXDA2/L1RXD0A2	AD25 <sup>1</sup>
PB7/FCC3_TXD0/FCC3_TXD/L1TXDA2/L1TXD0A2	AE26 <sup>1</sup>
PB8/FCC3_RXD0/FCC3_RXD/TXD3	AH27 <sup>1</sup>
PB9/FCC3_RXD1/L1TXD2A2	AG24 <sup>1</sup>
PB10/FCC3_RXD2	AH24 <sup>1</sup>
PB11/FCC3_RXD3	AJ24 <sup>1</sup>
PB12/FCC3_MII_CRD/TXD2	AG22 <sup>1</sup>
PB13/FCC3_MII_COL/L1TXD1A2	AH21 <sup>1</sup>
PB14/FCC3_MII_TX_EN/RXD3	AG20 <sup>1</sup>
PB15/FCC3_MII_TX_ER/RXD2	AF19 <sup>1</sup>
PB16/FCC3_MII_RX_ER/CLK18	AJ18 <sup>1</sup>
PB17/FCC3_MII_RX_DV/CLK17	AJ17 <sup>1</sup>
PB18/FCC2_RXD3/L1CLKOD2/L1RXD2A2	AE14 <sup>1</sup>
PB19/FCC2_RXD2/L1RQD2/L1RXD3A2	AF13 <sup>1</sup>
PB20/FCC2_RXD1/L1RSYNCD2/L1TXD1A1	AG12 <sup>1</sup>
PB21/FCC2_RXD0/FCC2_RXD/L1TSYNCD2/L1GNTD2	AH11 <sup>1</sup>
PB22/FCC2_TXD0/FCC2_TXD/L1RXDD2	AH16 <sup>1</sup>
PB23/FCC2_TXD1/L1TXDD2	AE15 <sup>1</sup>

### 4.2.1 PBGA Pin Assignments

Figure 15 shows the pinout of the PBGA package as viewed from the top surface.



Not to Scale

**Figure 15. Pinout of the 516 PBGA Package (View from Top)**

**Table 22. MPC8250 PBGA Package Pinout List (continued)**

Pin Name	Ball
D3	P4
D4	N3
D5	K5
D6	J4
D7	G1
D8	AB1
D9	U4
D10	U2
D11	N6
D12	N1
D13	L1
D14	J5
D15	G3
D16	AA2
D17	W1
D18	T3
D19	T1
D20	M2
D21	K2
D22	J1
D23	G4
D24	U5
D25	T5
D26	P5
D27	P3
D28	M3
D29	K3
D30	H2
D31	G5
D32	AA1
D33	V2
D34	U1
D35	P2
D36	M4
D37	K4

**Table 22. MPC8250 PBGA Package Pinout List (continued)**

Pin Name	Ball
D38	H3
D39	F2
D40	Y2
D41	U3
D42	T2
D43	N2
D44	M5
D45	K1
D46	H4
D47	F1
D48	W2
D49	T4
D50	R3
D51	N4
D52	M1
D53	J2
D54	H5
D55	F3
D56	V3
D57	R5
D58	R2
D59	N5
D60	L2
D61	J3
D62	H1
D63	F4
DP0/RSRV/EXT_BR2	AB3
$\overline{\text{IRQ1}}/\text{DP1}/\text{EXT\_BG2}$	W5
$\overline{\text{IRQ2}}/\text{DP2}/\text{TLBISYNC}/\text{EXT\_DBG2}$	AC2
$\overline{\text{IRQ3}}/\text{DP3}/\text{CKSTP\_OUT}/\text{EXT\_BR3}$	AA3
$\overline{\text{IRQ4}}/\text{DP4}/\text{CORE\_SRESET}/\text{EXT\_BG3}$	AD1
$\overline{\text{IRQ5}}/\text{DP5}/\text{TBEN}/\text{EXT\_DBG3}$	AC1
$\overline{\text{IRQ6}}/\text{DP6}/\text{CSE0}$	AB2
$\overline{\text{IRQ7}}/\text{DP7}/\text{CSE1}$	Y3
PSDVAL	D15

**Table 22. MPC8250 PBGA Package Pinout List (continued)**

Pin Name	Ball
IRQ7/INT_OUT/APE	E5
TRST	F22
TCK	A24
TMS	C24
TDI	A25
TDO	B24
TRIS	C19
PORESET	B25
HRESET	D24
SRESET	E23
QREQ	D18
RSTCONF	E24
MODCK1/AP1/TC0/BNKSEL0	B16
MODCK2/AP2/TC1/BNKSEL1	F16
MODCK3/AP3/TC2/BNKSEL2	A15
XFC	A18
CLKIN1	G22
PA0/RESTART1/DREQ3	AC20 <sup>1</sup>
PA1/REJECT1/DONE3	AC21 <sup>1</sup>
PA2/CLK20/DACK3	AF25 <sup>1</sup>
PA3/CLK19/DACK4/L1RXD1A2	AE24 <sup>1</sup>
PA4/REJECT2/DONE4	AA21 <sup>1</sup>
PA5/RESTART2/DREQ4	AD25 <sup>1</sup>
PA6	AC24 <sup>1</sup>
PA7/SMSYN2	AA22 <sup>1</sup>
PA8/SMRXD2	AA23 <sup>1</sup>
PA9/SMTXD2	Y26 <sup>1</sup>
PA10/MSNUM5	W22 <sup>1</sup>
PA11/MSNUM4	W23 <sup>1</sup>
PA12/MSNUM3	V26 <sup>1</sup>
PA13/MSNUM2	V25 <sup>1</sup>
PA14/FCC1_RXD3	T22 <sup>1</sup>
PA15/FCC1_RXD2	T25 <sup>1</sup>
PA16/FCC1_RXD1	R24 <sup>1</sup>
PA17/FCC1_RXD0/FCC1_RXD	P22 <sup>1</sup>

**Table 22. MPC8250 PBGA Package Pinout List (continued)**

Pin Name	Ball
PA18/FCC1_TXD0/FCC1_TXD	N26 <sup>1</sup>
PA19/FCC1_TXD1	N23 <sup>1</sup>
PA20/FCC1_TXD2	K26 <sup>1</sup>
PA21/FCC1_TXD3	L23 <sup>1</sup>
PA22	K23 <sup>1</sup>
PA23	H26 <sup>1</sup>
PA24/MSNUM1	F25 <sup>1</sup>
PA25/MSNUM0	D26 <sup>1</sup>
PA26/FCC1_MII_RX_ER	D25 <sup>1</sup>
PA27/FCC1_MII_RX_DV	C25 <sup>1</sup>
PA28/FCC1_MII_TX_EN	C22 <sup>1</sup>
PA29/FCC1_MII_TX_ER	B21 <sup>1</sup>
PA30/FCC1_MII_CR_S/FCC1_RT_S	A20 <sup>1</sup>
PA31/FCC1_MII_COL	A19 <sup>1</sup>
PB4/FCC3_TXD3/L1RSYNCA2/ FCC3_RT_S	AD21 <sup>1</sup>
PB5/FCC3_TXD2/L1TSYNCA2/ L1GNTA2	AD22 <sup>1</sup>
PB6/FCC3_TXD1/L1RXDA2/L1RXD0A2	AC22 <sup>1</sup>
PB7/FCC3_TXD0/FCC3_TXD/ L1TXDA2/L1TXD0A2	AE26 <sup>1</sup>
PB8/FCC3_RXD0/FCC3_RXD/TXD3	AB23 <sup>1</sup>
PB9/FCC3_RXD1/L1TXD2A2	AC26 <sup>1</sup>
PB10/FCC3_RXD2	AB26 <sup>1</sup>
PB11/FCC3_RXD3	AA25 <sup>1</sup>
PB12/FCC3_MII_CR_S/TXD2	W26 <sup>1</sup>
PB13/FCC3_MII_COL/L1TXD1A2	W25 <sup>1</sup>
PB14/FCC3_MII_TX_EN/RXD3	V24 <sup>1</sup>
PB15/FCC3_MII_TX_ER/RXD2	U24 <sup>1</sup>
PB16/FCC3_MII_RX_ER/CLK18	R22 <sup>1</sup>
PB17/FCC3_MII_RX_DV/CLK17	R23 <sup>1</sup>
PB18/FCC2_RXD3/L1CLKOD2/ L1RXD2A2	M23 <sup>1</sup>
PB19/FCC2_RXD2/L1RQD2/L1RXD3A2	L24 <sup>1</sup>
PB20/FCC2_RXD1/L1RSYNCD2/ L1TXD1A1	K24 <sup>1</sup>
PB21/FCC2_RXD0/FCC2_RXD/ L1TSYNCD2/L1GNTD2	L21 <sup>1</sup>
PB22/FCC2_TXD0/FCC2_TXD/ L1RXDD2	P25 <sup>1</sup>
PB23/FCC2_TXD1/L1TXDD2	N25 <sup>1</sup>
PB24/FCC2_TXD2/L1RSYNCC2	E26 <sup>1</sup>

**Table 22. MPC8250 PBGA Package Pinout List (continued)**

Pin Name	Ball
PB25/FCC2_TXD3/L1TSYNCC2/ L1GNTC2	H23 <sup>1</sup>
PB26/FCC2_MII_CRS/L1RXDC2	C26 <sup>1</sup>
PB27/FCC2_MII_COL/L1TXDC2	B26 <sup>1</sup>
PB28/FCC2_MII_RX_ER/FCC2_RTS/ L1TSYNCB2/L1GNB2/TXD1	A22 <sup>1</sup>
PB29/L1RSYNCB2/ FCC2_MII_TX_EN	A21 <sup>1</sup>
PB30/FCC2_MII_RX_DV/L1RXDB2	E20 <sup>1</sup>
PB31/FCC2_MII_TX_ER/L1TXDB2	C20 <sup>1</sup>
PC0/DREQ1/BRGO7/SMSYN2/ L1CLKOA2	AE22 <sup>1</sup>
PC1/DREQ2/BRGO6/L1RQA2	AA19 <sup>1</sup>
PC2/FCC3_CD/DONE2	AF24 <sup>1</sup>
PC3/FCC3_CTS/DACK2/CTS4	AE25 <sup>1</sup>
PC4/SI2_L1ST4/FCC2_CD	AB22 <sup>1</sup>
PC5/SI2_L1ST3/FCC2_CTS	AC25 <sup>1</sup>
PC6/FCC1_CD	AB25 <sup>1</sup>
PC7/FCC1_CTS	AA24 <sup>1</sup>
PC8/CD4/RENA4/SI2_L1ST2/CTS3	Y24 <sup>1</sup>
PC9/CTS4/CLSN4/SI2_L1ST1/ L1TSYNCA2/L1GNCA2	U22 <sup>1</sup>
PC10/CD3/RENA3	V23 <sup>1</sup>
PC11/CTS3/CLSN3/L1TXD3A2	U23 <sup>1</sup>
PC12/CD2/RENA2	T26 <sup>1</sup>
PC13/CTS2/CLSN2	R26 <sup>1</sup>
PC14/CD1/RENA1	P26 <sup>1</sup>
PC15/CTS1/CLSN1/SMTXD2	P24 <sup>1</sup>
PC16/CLK16/TIN4	M26 <sup>1</sup>
PC17/CLK15/TIN3/BRGO8	L26 <sup>1</sup>
PC18/CLK14/TGATE2	M24 <sup>1</sup>
PC19/CLK13/BRGO7/SPICLK	L22 <sup>1</sup>
PC20/CLK12/TGATE1	K25 <sup>1</sup>
PC21/CLK11/BRGO6	J25 <sup>1</sup>
PC22/CLK10/DONE1	G26 <sup>1</sup>
PC23/CLK9/BRGO5/DACK1	F26 <sup>1</sup>
PC24/CLK8/TOUT4	G24 <sup>1</sup>
PC25/CLK7/BRGO4	E25 <sup>1</sup>
PC26/CLK6/TOUT3/TMCLK	G23 <sup>1</sup>
PC27/FCC3_TXD/FCC3_TXD0/CLK5/ BRGO3	B23 <sup>1</sup>

### 5.2.1 TBGA Package Dimensions

Figure 17 provides the mechanical dimensions and bottom surface nomenclature of the 480 TBGA package.





Figure 17. Mechanical Dimensions and Bottom Surface Nomenclature—480 TBGA

## 5.2.2 PBGA Package Dimensions

Figure 18 provides the mechanical dimensions and bottom surface nomenclature of the 516 PBGA package.



**Figure 18. Mechanical Dimensions and Bottom Surface Nomenclature—516 PBGA**