

#### . . . . . . . . .

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 11x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-UQFN Exposed Pad
Supplier Device Package	16-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f18325-i-jq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 2.3 Master Clear (MCLR) Pin

The MCLR pin provides three specific device functions:

- Device Reset (when MCLRE = 1)
- Digital input pin (when MCLRE = 0)
- Device Programming and Debugging

If programming and debugging are not required in the end application then either set the MCLRE configuration bit to '1' and use the pin as a digital input or clear the MCLRE Configuration bit and leave the pin open to use the internal weak pull-up. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the  $\overline{MCLR}$  pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, the programmer  $\overline{MCLR}/VPP$  output should be connected directly to the pin so that R1 isolates the capacitor, C1 from the  $\overline{MCLR}$ pin during programming and debugging operations.

Any components associated with the  $\overline{\text{MCLR}}$  pin should be placed within 0.25 inch (6 mm) of the pin.

## 2.4 ICSP<sup>™</sup> Pins

The ICSPCLK and ICSPDAT pins are used for In-Circuit Serial Programming<sup>TM</sup> (ICSP<sup>TM</sup>) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100 $\Omega$ .

Pull-up resistors, series diodes and capacitors on the ICSPCLK and ICSPDAT pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be isolated from the programmer by resistors between the application and the device pins or removed from the circuit during programming. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits, and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., ICSPCLK/ICSPDAT pins), programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/ emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 37.0 "Development Support**".

TABLE 4-4:	SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)
------------	--

OI E							-)				
Name	PIC16(L)F18325 PIC16(L)F18345	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
				CPU CORE RE	EGISTERS; see ]	Table 4-2 for spe	ecifics				
ODCONA		_	_	ODCA5	ODCA4	—	ODCA2	ODCA1	ODCA0	00 -000	00 -000
ODCONB	X —				Unimple	mented	•		•		_
	— X	ODCB7	ODCB6	ODCB5	ODCB4	_	_	_	—	0000	0000
ODCONC	X —	—	_	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0	00 0000	00 0000
	— X	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0	0000 0000	0000 0000
—	—		Unimplemented							—	—
—	—		Unimplemented							—	_
CCPR1L			CCPR1<7:0>							xxxx xxxx	xxxx xxxx
CCPR1H					CCPR1	<15:8>				xxxx xxxx	xxxx xxxx
CCP1CON		CCP1EN		CCP10UT	CCP1FMT		CCP1MC	DE<3:0>		0-x0 0000	0-x0 0000
CCP1CAP		—			—		CCP1C	TS<3:0>		0000	xxxx
CCPR2L					CCPR	2<7:0>				xxxx xxxx	xxxx xxxx
CCPR2H					CCPR2	<15:8>				xxxx xxxx	xxxx xxxx
CCP2CON		CCP2EN	_	CCP2OUT	CCP2FMT		CCP2MC	DE<3:0>		0-x0 0000	0-x0 0000
CCP2CAP		—	—	— — — CCP2CTS<3:0>						0000	xxxx
—	—		Unimplemented							—	-
_			Unimplemented							—	_
—	—		Unimplemented							_	
—	—				Unimple	emented				—	_
—	—				Unimple	emented				—	_
—	—				Unimple	emented				_	_
CCPTMRS		C4TSEL	<1:0>	C3TSE	EL<1:0>	C2TSE	L<1:0>	C1TSE	EL<1:0>	0101 0101	0101 0101
	Name ODCONA ODCONB ODCONC  CCPR1L CCPR1H CCP1CON CCP1CAP CCPR2L CCPR2L CCPR2L CCP2CAP	Name         S         S           ODCONA         -         -           ODCONB         X         -           QDCONC         X         -           QCCPR1L         -         X           CCP1CAP         -         -           CCP1CAP         -         -           CCPR2L         -         -           CCP2CAP         -         -           -         -         -         -           -         -         -         -           -         -         -         -           -         -         -         -           -         -         -         -           -         -         -         -           -         -         -         -           -         -         -         -           -         -         -	NameSolution Solution Solution Solution Solution Solution Solution Solution Solution Solution Solution Solution Solution 	NameSS SS SS SS SS SS SS SS SS SS SS SS Bit 7Bit 6ODCONA———ODCONBX ———MarketX——ODCONCX ———MarketXODCB7ODCB6ODCONCX ———MarketXODCC7ODCC6MarketMarketMarketODCONCX ———MarketMarketMarketODCONCX ———MarketMarketMarketODCONCX ———MarketMarketMarketODCONCX ———MarketMarketMarketODCONCX ———MarketMarketMarketODCONCX ———Market <td>Name         Store Lago         Bit 7         Bit 6         Bit 5           ODCONA         —         —         —         ODCORE         CPU CORE RI           ODCONA         —         —         —         ODCORE         CPU CORE RI           ODCONA         —         —         —         ODCORE         X         —           —         —         MODCB7         ODCB6         ODCB5         ODCC5           ODCONC         X         —         —         —         ODCC6         ODCC5           —         —         —         —         —         ODCC6         ODCC5           —         —         —         —         —         —         ODCC5           —         —         —         —         —         —         —           —         —         —         —         —         —         —           —         —         —         —         —         —         —         —           —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —</td> <td>Name     So to to</td> <td>Name     Solution     Bit 7     Bit 6     Bit 5     Bit 4     Bit 3       CPU CORE REGISTERS; see Table 4-2 for spector       ODCONA     -     -     ODCAS     ODCA4     -       ODCONC     X     -     -     ODCC5     ODCC4     ODCC3       ODCONC     X     -     -     ODCC5     ODCC4     ODCC3       -     -     -     ODCC6     ODCC5     ODCC4     ODCC3       -     -     -     Unimplemented     CCPR1     CCPR1     CCPR1       -     -     -     -     -     -     -       CCP1CAP     -     -     CCPR2     CCPR2     CCPR2     CCPR2       CCPR2H     -     -     -     -     -     -       -     -     -     -     -     -     -       -     -     -     -     -     -     -       CCP1CAP     -</td> <td>Name         Str. J. S</td> <td>Name         Str. J. Str. J. Str. J. Str. J. Str. Str. J. Str.</td> <td>Name         Image of the second second</td> <td>Name         Signature         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0         Value on: POR, BOR           CPU CORE REGISTERS; see Table 4-2 for specifics           CPU CORE REGISTERS; see Table 4-2 for specifics           ODCONA         —         —         —         ODCA4         —         ODCA2         ODCA1         ODCA0        00</td>	Name         Store Lago         Bit 7         Bit 6         Bit 5           ODCONA         —         —         —         ODCORE         CPU CORE RI           ODCONA         —         —         —         ODCORE         CPU CORE RI           ODCONA         —         —         —         ODCORE         X         —           —         —         MODCB7         ODCB6         ODCB5         ODCC5           ODCONC         X         —         —         —         ODCC6         ODCC5           —         —         —         —         —         ODCC6         ODCC5           —         —         —         —         —         —         ODCC5           —         —         —         —         —         —         —           —         —         —         —         —         —         —           —         —         —         —         —         —         —         —           —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —	Name     So to	Name     Solution     Bit 7     Bit 6     Bit 5     Bit 4     Bit 3       CPU CORE REGISTERS; see Table 4-2 for spector       ODCONA     -     -     ODCAS     ODCA4     -       ODCONC     X     -     -     ODCC5     ODCC4     ODCC3       ODCONC     X     -     -     ODCC5     ODCC4     ODCC3       -     -     -     ODCC6     ODCC5     ODCC4     ODCC3       -     -     -     Unimplemented     CCPR1     CCPR1     CCPR1       -     -     -     -     -     -     -       CCP1CAP     -     -     CCPR2     CCPR2     CCPR2     CCPR2       CCPR2H     -     -     -     -     -     -       -     -     -     -     -     -     -       -     -     -     -     -     -     -       CCP1CAP     -	Name         Str. J. S	Name         Str. J. Str. J. Str. J. Str. J. Str. Str. J. Str.	Name         Image of the second	Name         Signature         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0         Value on: POR, BOR           CPU CORE REGISTERS; see Table 4-2 for specifics           CPU CORE REGISTERS; see Table 4-2 for specifics           ODCONA         —         —         —         ODCA4         —         ODCA2         ODCA1         ODCA0        00

x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Only on PIC16F18325/18345. Legend:

Note 1:

Register accessible from both User and ICD Debugger. 2:

		R/P-1	R/P-1	R/P-1	U-1	R/P-1	U-1
		DEBUG	STVREN	PPS1WAY	_	BORV	—
		bit 13	I				bit 8
R/P-1	R/P-1	R/P-1	U-1	R/P-1	R/P-1	R/P-1	R/P-1
BOREN1	BOREN0	LPBOREN	_	WDTE1	WDTE0	PWRTE	MCLRE
bit 7							bit (
Legend:							
R = Readable	e bit	P = Programma	able bit	U = Unimplem	ented bit, read as	<b>s</b> '1'	
'0' = Bit is cle	ared	'1' = Bit is set		n = Value whe	n blank		
bit 13	1 = OFF B	gger Enable bit <sup>(1)</sup> ackground debug ackground debug	ger disabled; IC				
bit 12	1 = ON S	k Overflow/Unde tack Overflow or U tack Overflow or U	Underflow will c	ause a Reset	t		
bit 11	1 = ON T	SLOCK One-Way he PPSLOCK bit ycle			e; PPS registers	remain locked aft	er one clear/se
		he PPSLOCK bit	can be set and	cleared repeated	dly (subject to the	unlock sequence	e)
bit 10	Unimplemente	ed: Read as '1'					
bit 9	1 = LOW 0 = HIGH	out Reset Voltage Brown-out Rese Brown-out Rese age setting is rec	t voltage (Vвок t voltage (Vвок	) set to 1.9V on I ) set to 2.7V	₋F, and 2.45V on bove 16 MHz.	F devices	
bit 8	Unimplement	ed: Read as '1'					
bit 7-6		Brown-out Re Brown-out Re	t Voltage (VBOR set is enabled; set is enabled v	SBOREN bit is ig	gnored abled in Sleep; S	BOREN bit is ign	ored
bit 5	1 = OFF U	w-Power BOR Er LPBOR is disable LPBOR is enable	ed				
bit 4	Unimplemente	ed: Read as '1'					
bit 3-2	WDTE<1:0>: W 11 = ON 10 = SLEEP 01 = SWDTEN 00 = OFF	WDT is ena WDT is cor	abled; SWDTEN abled while runn	ing and disabled WDTEN bit in th	l in Sleep/Idle; SV e WDTCON regis	•	t
bit 1	1 = OFF P	er-up Timer Enabl WRT is disabled WRT is enabled	e bit				
bit 0	MCLRE: Maste <u>If LVP = 1</u> : RA3 pin functio	er Clear (MCLR) I	Enable bit				
	$\frac{\text{If LVP} = 0}{1 = 0}$	ICLR pin is MCLR		function			

## 6.2.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Words are programmed to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

### 6.2.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Words are programmed to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.


BOR protection is not active during Sleep, but device wake-up will be delayed until the BOR can determine that VDD is higher than the BOR threshold. The device wake-up will be delayed until the BOR is ready.

## 6.2.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Words are programmed to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device wake from Sleep is not delayed by the BOR Ready condition or the VDD level only when the SBOREN bit is cleared in software and the device is starting up from a non POR/BOR Reset event.

BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.



#### FIGURE 6-2: BROWN-OUT SITUATIONS

## 6.2.4 BOR ALWAYS OFF

When the BOREN bits of Configuration Word 2 are programmed to '00', the BOR is always disable. In the configuration, setting the SWBOREN bit will have no affect on BOR operation.

## 6.10 Start-up Sequence


Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- 2. MCLR must be released (if enabled).
- 3. Oscillator start-up timer runs to completion (if required for oscillator source).

The total time-out will vary based on oscillator configuration and Power-up Timer Configuration. See **Section 7.0** "Oscillator Module" for more information.

The Power-up Timer and oscillator start-up timer run independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer will expire. Upon bringing MCLR high, the device will begin execution after 10 Fosc cycles (see Figure 6-3). This is useful for testing purposes or to synchronize more than one device operating in parallel.

## FIGURE 6-3: RESET START-UP SEQUENCE



## 7.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (ECH, ECM, ECL mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes).

There is also a secondary oscillator block which is optimized for a 32.768 kHz external clock source, which can be used as an alternate clock source.

There are two internal oscillator blocks:

- HFINTOSC
- LFINTOSC

The HFINTOSC can produce clock frequencies from 1-16 MHz. The LFINTOSC generates a 31 kHz clock frequency.

There is a PLL that can be used by the external oscillator. See **7.2.1.4 "4x PLL"** for more details. Additionally, there is a PLL that can be used by the HFINTOSC at certain frequencies. See **Section 7.2.2.2 "2x PLL"** for more details.

## 7.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the RSTOSC<2:0> bits in the Configuration Words to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the NOSC<2:0> and NDIV<3:0> bits in the OSCCON1 register to switch the system clock source.

See **Section 7.3 "Clock Switching"** for more information.

## 7.2.1.1 EC Mode


The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the CLKIN input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. Figure 7-2 shows the pin connections for EC mode.

EC mode has three power modes to select from through Configuration Words:

- ECH High power, <= 32 MHz
- ECM Medium power, <= 8 MHz
- ECL Low power, <= 0.1 MHz

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC<sup>®</sup> MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.





## 7.2.1.3 Oscillator Start-up Timer (OST)

If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR), Brown-out Reset (BOR), or a wake-up from Sleep. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

### 7.2.1.4 4x PLL

The oscillator module contains a PLL that can be used with external clock sources to provide a system clock source. The input frequency for the PLL must fall within specifications. See the PLL Clock Timing Specifications in Table 35-9.

The PLL may be enabled for use by one of two methods:

- 1. Program the RSTOSC bits in the Configuration Word 1 to enable the EXTOSC with 4x PLL.
- 2. Write the NOSC<2:0> bits in the OSCCON1 register to enable the EXTOSC with 4x PLL.


#### 7.2.1.5 Secondary Oscillator

The secondary oscillator is a separate oscillator block that can be used as an alternate system clock source. The secondary oscillator is optimized for 32.768 kHz, and can be used with an external crystal oscillator connected to the SOSCI and SOSCO device pins, or an external clock source connected to the SOSCIN pin. The secondary oscillator can be selected during run-time using clock switching. Refer to **Section 7.3** "**Clock Switching**" for more information.

#### FIGURE 7-5:

QUARTZ CRYSTAL OPERATION (SECONDARY





- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
  - Always verify oscillator performance over the VDD and temperature range that is expected for the application.
  - **3:** For oscillator design assistance, reference the following Microchip Application Notes:
    - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices" (DS00826)
    - AN849, "Basic PICmicro<sup>®</sup> Oscillator Design" (DS00849)
    - AN943, "Practical PICmicro<sup>®</sup> Oscillator Analysis and Design" (DS00943)
    - AN949, "Making Your Oscillator Work" (DS00949)
    - TB097, "Interfacing a Micro Crystal MS1V-T1K 32.768 kHz Tuning Fork Crystal to a PIC16F690/SS" (DS91097)
    - AN1288, "Design Practices for Low-Power External Oscillators" (DS01288)

PHERA	L INTERRUI	PT ENABLE	REGISTER 2		
W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
C1IE	NVMIE	SSP2IE	BCL2IE	TMR4IE	NCO1IE
					bit
Writable	bit	U = Unimpler	mented bit, read	as '0'	
lit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
Bit is cle	ared				
	ch Interrupt E				
	errupt is enabl	led			
	not enabled				
	upt Enable bit				
	or C2 interrupt or C2 interrupt				
•	upt Enable bit				
omparato	or C1 interrupt				
upt Enal oplete int ot enabl	terrupt enable	d			
nchrono SP2 inte SSP2 int	errupt	(MSSP2) Inter	rupt Enable bit		
sion inte	ion Interrupt E rrupt enabled rrupt not enab				
PR4 Mat	ch Interrupt Ei errupt is enabl not enabled	nable bit			
rrupt Ena	able bit				
nterrupt e	enabled				
	rrupt Ena nterrupt e nterrupt r	rrupt Enable bit nterrupt enabled nterrupt not enabled			

## REGISTER 8-4: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

**Note:** Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

						•	
U-0	U-0	R/W/HS-0/0	R-0	U-0	U-0	U-0	R/W/HS-0/0
_	—	TMR0IF	IOCIF <sup>(1)</sup>	—	_	—	INTF
bit 7							bit 0
1							
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is uncl	hanged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	HS= Hardwa	re Set		
bit 7-6 bit 5	<b>TMROIF:</b> TMF 1 = TMR0 re 0 = TMR0 re	ted: Read as ' R0 Overflow Int egister has ove egister did not o	errupt Flag bi rflowed (must overflow	t be cleared in	,		
bit 4	<ul> <li>IOCIF: Interrupt-on-Change Interrupt Flag bit (read-only)</li> <li>1 = An enabled edge was detected by the IOC module. One of the IOCF bits is set.</li> <li>0 = No enabled edge is was detected by the IOC module. None of the IOCF bits is set.</li> <li>Pins are individually masked via IOCxP and IOCxN.</li> </ul>						
bit 3-1	Unimplemen	ted: Read as '	כי				
bit 0	INTF: INT Ex	ternal Interrupt	Flag bit <sup>(1)</sup>				
	1 = The INT	external interr	•	(must be cleare	ed in software)		

#### REGISTER 8-7: PIR0: PERIPHERAL INTERRUPT REQUEST REGISTER 0

- 0 = The INT external interrupt did not occur
- **Note 1:** The IOCIF bit is the logical OR of all the IOCAF-IOCCF flags. Therefore, to clear the IOCIF flag, application firmware must clear all of the IOCAF-IOCCF register bits.

Note:	Interrupt flag bits are set when an interrupt				
	condition occurs, regardless of the state of				
	its corresponding enable bit or the Global				
	Enable bit, GIE, of the INTCON register.				
	User software should ensure the				
	appropriate interrupt flag bits are clear				
	prior to enabling an interrupt.				

## **19.2 Register Definitions: PWM Control**

REGISTER 1			CONTROL R				
R/W-0/0	U-0	R-0	R/W-0/0	U-0	U-0	U-0	U-0
PWMxEN	—	PWMxOUT	PWMxPOL		—	—	—
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	PWMxEN: PV	VM Module En	able bit				
	1 = PWM mo	dule is enable	t				
	0 = PWM mo	dule is disable	d				
bit 6	Unimplemen	ted: Read as '	D'				
bit 5	PWMxOUT: F	WM Module C	utput Level wi	hen bit is read.			
bit 4 <b>PWMxPOL:</b> PWMx Output Polarity Select bit							
	1 = PWM out	put is active-lo	W.				
	0 = PWM out	put is active-hi	gh.				
bit 3-0	Unimplemen	ted: Read as '	o'				

## REGISTER 19-1: PWMxCON: PWM CONTROL REGISTER

## REGISTER 19-2: PWMxDCH: PWM DUTY CYCLE HIGH BITS

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
PWMxDC<9:2>								
bit 7	bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **PWMxDC<9:2>:** PWM Duty Cycle Most Significant bits

These bits are the MSbs of the PWM duty cycle. The two LSbs are found in PWMxDCL Register.

#### REGISTER 19-3: PWMxDCL: PWM DUTY CYCLE LOW BITS

R/W-x/u	R/W-x/u	U-0	U-0	U-0	U-0	U-0	U-0
PWMxD	C<1:0>	—	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

### bit 7-6 **PWMxDC<1:0>:** PWM Duty Cycle Least Significant bits These bits are the LSbs of the PWM duty cycle. The MSbs are found in PWMxDCH Register.

bit 5-0 Unimplemented: Read as '0'

U-0	U-0	0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			—					
bit 7								bit
Legend:								
R = Readabl	le bit		W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
u = Bit is und	changed		x = Bit is unknown '0' = Bit is cleared		-n/n = Value a	at POR and BC	R/Value at all	other Resets
1' = Bit is se	et							
bit 7-5	Unimp	leme	nted: Read as '	0'				
bit 4-0	ADACI	۲<4:0	>: Auto-Conver	sion Trigger S	election bits <sup>(1)</sup>			
	10001	=	Timer5 overflov	<sub>W</sub> (2)				
	10000	=	Timer3 overflow					
	1111	=	CCP4					
	1110	=	CCP3					
	1101	=	CCP2					
	1100	=	CCP1					
	1011	=	CLC4					
	1010	=	CLC3					
	1001	=	CLC2					
	1000	=	CLC1					
	0111	=	Comparator C2	2				
	0110	=	Comparator C	1				
	0101	=	Timer2-PR2 m					
	0100	=	Timer1 overflow					
	0011	=	Timer0 overflov					
	0010	=	Timer6-PR6 m					
	0001	=	Timer4-PR4 m					
	0000	=	No auto-conve	rsion trigger se	elected			
Note 1: ⊺	his is a risi	ng ec	lge sensitive inp	out for all sour	ces.			

#### REGISTER 22-3: ADACT: A/D AUTO-CONVERSION TRIGGER

lote 1: This is a rising edge sensitive input for all sources.

2: Trigger corresponds to when the peripheral's interrupt flag is set.

#### 26.1.6 SYNCHRONOUS MODE

When the T0ASYNC bit of the T0CON1 register is clear (T0ASYNC = 0), the counter clock is synchronized to the system oscillator (Fosc/4). When operating in Synchronous mode, the counter clock frequency cannot exceed Fosc/4.

## 26.2 Clock Source Selection

The T0CS<2:0> bits of the T0CON1 register are used to select the clock source for Timer0. Register 26-4 displays the clock source selections.

#### 26.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, Timer0 operates as a timer and will increment on multiples of the clock source, as determined by the Timer0 prescaler.

## 26.2.2 EXTERNAL CLOCK SOURCE

When an external clock source is selected, Timer0 can operate as either a timer or a counter. Timer0 will increment on multiples of the rising edge of the external clock source, as determined by the Timer0 prescaler.

## 26.3 Programmable Prescaler

A software programmable prescaler is available for exclusive use with Timer0. There are 16 prescaler options for Timer0 ranging in powers of two from 1:1 to 1:32768. The prescaler values are selected using the T0CKPS<3:0> bits of the T0CON1 register.

The prescaler is not directly readable or writable. Clearing the prescaler register can be done by writing to the TMR0L register, the T0CON0 register, or the T0CON1 register.

## 26.4 Programmable Postscaler

A software programmable postscaler (output divider) is available for exclusive use with Timer0. There are 16 postscaler options for Timer0 ranging from 1:1 to 1:16. The postscaler values are selected using the T0OUTPS<3:0> bits of the T0CON0 register.

The postscaler is not directly readable or writable. Clearing the postscaler register can be done by writing to the TMR0L register, the T0CON0 register, or the T0CON1 register.

## 26.5 Operation During Sleep

When operating synchronously, Timer0 will halt. When operating asynchronously, Timer0 will continue to increment and wake the device from Sleep (if Timer0 interrupts are enabled) provided that the input clock source is active.

## 26.6 Timer0 Interrupts

The Timer0 Interrupt Flag bit (TMR0IF) is set when either of the following conditions occur:

- 8-bit TMR0L matches the TMR0H value
- 16-bit TMR0 rolls over from FFFFh

When the postscaler bits (TOOUTPS<3:0>) are set to 1:1 operation (no division), the TOIF Flag bit will be set with every TMR0 match or rollover. In general, the TMR0IF Flag bit will be set every TOOUTPS +1 matches or rollovers.

If Timer0 interrupts are enabled (TMR0IE bit of the PIE0 register = 1), the CPU will be interrupted and the device may wake from Sleep (see Section 26.5 "Operation During Sleep" for more details).

## 26.7 Timer0 Output

The Timer0 output can be routed to any I/O pin via the RxyPPS output selection register (see Section 13.0 "Peripheral Pin Select (PPS) Module" for additional information). The Timer0 output can also be used by other peripherals, such as the auto-conversion trigger of the Analog-to-Digital Converter. Finally, the Timer0 output can be monitored through software via the Timer0 Output bit (T0OUT) of the T0CON0 register (Register 26-3).

TMR0\_out will be one postscaled clock period when a match occurs between TMR0L and TMR0H in 8-bit mode, or when TMR0 rolls over in 16-bit mode. When a match condition occurs, the Timer0 output will toggle every T0OUTPS + 1 match. The total Timer0 period takes two match events to occur, and creates a 50% duty cycle output.

## 27.10 Register Definitions: Timer1/3/5 Control

	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u			
TMRxCS<1:0> TxCKPS<1 bit 7		TxCKPS<1:0>		TxSOSC	TxSYNC	_	TMRxON			
						bit (				
L <b>egend:</b> R = Readable	hit	\// = \//ritabla	h:+	LI – Unimplon	nanted bit read	aa 'O'				
		W = Writable			nented bit, read		othor Doooto			
u = Bit is unch	langeu	x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets								
1' = Bit is set		'0' = Bit is clea	ared							
oit 7-6	TMRxCS<1:	0>: Timerx Cloo	ck Source Sele	ect bits						
	TMRxCS<1:0>: Timerx Clock Source Select bits 11 = Timerx clock Source is LFINTOSC									
	10 = Timerx clock source is pin or oscillator:									
	If $TxSOSC = 0$ :									
	External clock from TxCKIPPS pin (on the rising edge)									
	If TxSOSC = 1:									
	Clock from SOSC, either crystal oscillator on TxSOSCI/TxSOSCO pins, or SOSCIN input									
	<ul><li>01 = Timerx clock source is system clock (Fosc)</li><li>00 = Timerx clock source is instruction clock (Fosc/4)</li></ul>									
oit 5-4				. ,						
Л 5-4	TxCKPS<1:0>: Timerx Input Clock Prescale Select bits									
	11 = 1:8 Prescale value 10 = 1:4 Prescale value									
	10 = 1.4 Prescale value 01 = 1.2 Prescale value									
	00 = 1.2 Prescale value									
oit 3	TxSOSC: LP Oscillator Enable Control bit									
	1 = SOSC requested as the clock source									
	0 = TxCKI enabled as the clock source									
oit 2	TxSYNC: Timer1 Synchronization Control bit									
	$\underline{TMRxCS} = 1x$									
	1 = Do not synchronize external clock input									
	0 = Synchronize external clock input with system clock									
	$\frac{\text{TMRxCS} < 1:0> = 0x}{\text{This bit is ignored. Timer1 uses the internal clock and no additional synchronization is performed.}$									
				al clock and no	additional synch	ironization is	performed.			
oit 1	Unimplemented: Read as '0'									
oit 0	TMRxON: Timer1 On bit									
	1 = Enables	limery								
	0 - Stope Ti	merx and clears	Timory gate	flin_flon						

## REGISTER 27-1: TxCON<sup>(1)</sup>: TIMERx CONTROL REGISTER

## 30.4.5 START CONDITION

The  $I^2C$  specification defines a Start condition as a transition of SDA from a high to a low state while SCL line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an Active state. Figure 30-12 shows wave forms for Start and Stop conditions.

#### 30.4.6 STOP CONDITION

A Stop condition is a transition of the SDA line from low-to-high state while the SCL line is high.

**Note:** At least one SCL low time must appear before a Stop is valid, therefore, if the SDA line goes low then high again while the SCL line stays high, only the Start condition is detected.

## 30.4.7 RESTART CONDITION


A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave. Figure 30-13 shows the wave form for a Restart condition.

In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the  $R/\overline{W}$  bit set. The slave logic will then hold the clock and prepare to clock out data.


## 30.4.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSPxCON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.

## FIGURE 30-12: I<sup>2</sup>C START AND STOP CONDITIONS







## 30.5.2 SLAVE RECEPTION

When the  $R/\overline{W}$  bit of a matching received address byte is clear, the  $R/\overline{W}$  bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and acknowledged.

When the Overflow condition exists for a received address, then not Acknowledge is given. An Overflow condition is defined as either bit BF of the SSPxSTAT register is set, or bit SSPOV of the SSPxCON1 register is set. The BOEN bit of the SSPxCON3 register modifies this operation. For more information see Register 30-4.

An MSSP interrupt is generated for each transferred data byte. Flag bit, SSPxIF, must be cleared by software.

When the SEN bit of the SSPxCON2 register is set, SCL will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPxCON1 register.

#### 30.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSPx module configured as an  $I^2C$  slave in 7-bit Addressing mode. Figure 30-14 and Figure 30-15 is used as a visual reference for this description.

This is a step-by-step process of what typically must be done to accomplish  $I^2C$  communication.

- 1. Start bit detected.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with  $R/\overline{W}$  bit clear is received.
- 4. The slave pulls SDA low sending an ACK to the master, and sets SSPxIF bit.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCL line.
- 8. The master clocks out a data byte.
- 9. Slave drives SDA low sending an ACK to the master, and sets SSPxIF bit.
- 10. Software clears SSPxIF.
- 11. Software reads the received byte from SSPxBUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the master.
- 13. Master sends Stop condition, setting P bit of SSPxSTAT, and the bus goes idle.

## 30.5.2.2 7-bit Reception with AHEN and DHEN

Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the eighth falling edge of SCL. These additional interrupts allow time for the slave software to decide whether it wants to ACK the receive address or data byte.

This list describes the steps that need to be taken by slave software to use these options for  $I^2C$  communication. Figure 30-16 displays a module using both address and data holding. Figure 30-17 includes the operation with the SEN bit of the SSPxCON2 register set.

- 1. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSPxIF is set and CKP cleared after the eighth falling edge of SCL.
- 3. Slave clears the SSPxIF.
- 4. Slave can look at the ACKTIM bit of the SSPxCON3 register to determine if the SSPxIF was after or before the ACK.
- 5. Slave reads the address value from SSPxBUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- SSPxIF is set after an ACK, not after a NACK.
   If SEN = 1 the slave hardware will stretch the
- clock after the ACK.
- 10. Slave clears SSPxIF.

Note: SSPxIF is still set after the ninth falling edge of SCL even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSPIF not set

- 11. SSPxIF set and CKP cleared after eighth falling edge of SCL for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPxCON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSPxBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSPxSTAT register.

#### TABLE 30-2: MSSP CLOCK RATE W/BRG

Fosc	Fosc Fcy		FcLock (2 Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz


**Note:** Refer to the I/O port electrical specifications in Table 35-4 to ensure the system is designed to support IOL requirements.

REGISTER 3	0-2: SSPx(	CON1: SSP C		EGISTER 1			
R/C/HS-0/0	R/C/HS-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
WCOL	SSPOV <sup>(1)</sup>	SSPEN	CKP		SSPM	<3:0>	
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is unch		x = Bit is unknown		•	at POR and BO		ther Resets
'1' = Bit is set	0.1	'0' = Bit is cleared			et by hardware		
bit 7		•			g the previous wo	rd (must be clea	red in software
bit 6	In SPI mode: 1 = A new by the data i the SSPE is not set (must be 0 = No overfil In $I^2C$ mode: 1 = A byte is	n SSPSR is los BUF, even if only since each new cleared in softw low received while fransmit mode	hile the SSPBI t. Overflow car / transmitting c / reception (ar /are). the SSPBUF	UF register is stil o only occur in S data, to avoid se ad transmission)	II holding the prev lave mode. In Sla tting overflow. In is initiated by wr holding the prev e).	ave mode, the u Master mode, t iting to the SSF	user must read he overflow bit PBUF register
bit 5	In both mode In SPI mode: 1 = Enables 0 = Disables In I <sup>2</sup> C mode: 1 = Enables	serial port and c serial port and the serial port ar	ed, the followin configures SCk configures th nd configures t	ng pins must be K, SDO, SDI and lese pins as I/C	L pins as the sou	ce of the serial	port pins <sup>(2)</sup>
bit 4	<b>CKP</b> : Clock F In SPI mode: 1 = Idle state 0 = Idle state In I <sup>2</sup> C Slave r SCL release 1 = Enable cl	Polarity Select I for clock is a h for clock is a k <u>mode:</u> control ock ck low (clock s	bit igh level ow level	to ensure data			


R/W-0/0	R/HS/HC-0	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0	R/S/HC-0/0	R/S/HC-0/0	R/S/HC-0/0
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is unch	anged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is cle	ared	HC = Cleared	d by hardware	S = User set	
bit 7	1 = Enable in		•	.,	or 00h) is receiv	ed in the SSPS	ŝR
bit 6	1 = Acknowle	cknowledge St dge was not re dge was recei		mode only)			
bit 5	ACKDT: Ackr In Receive me	nowledge Data <u>ode:</u> tted when the owledge	bit (in I <sup>2</sup> C mod		e sequence at	the end of a rec	ceive
bit 4	<u>In Master Rec</u> 1 = Initiate A Automati	<u>ceive mode:</u> Acknowledge cally cleared b	sequence on y hardware.		ter mode only) CL pins, and	transmit ACK	DT data bi
bit 3	<ul> <li>0 = Acknowledge sequence idle</li> <li>RCEN: Receive Enable bit (in I<sup>2</sup>C Master mode only)</li> <li>1 = Enables Receive mode for I<sup>2</sup>C</li> <li>0 = Receive idle</li> </ul>						
bit 2	<ul> <li>PREVENTING THE PERIOD</li> <li>PEN: Stop Condition Enable bit (in I<sup>2</sup>C Master mode only)</li> <li>1 = Initiate Stop condition on SDA and SCL pins. Automatically cleared by hardware.</li> <li>0 = Stop condition Idle</li> </ul>						
bit 1	<ul> <li>RSEN: Repeated Start Condition Enable bit (in I<sup>2</sup>C Master mode only)</li> <li>1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware.</li> <li>0 = Repeated Start condition Idle</li> </ul>						ardware.
bit 0	SEN: Start Co In Master mod 1 = Initiate Sta 0 = Start cond In Slave mode	ondition Enable <u>de:</u> art condition or dition Idle <u>e:</u> etching is enab	e/Stretch Enab n SDA and SC led for both sla	L pins. Automa	atically cleared nd slave receive	-	ed)

## **REGISTER 30-3:** SSPxCON2: SSPx CONTROL REGISTER 2 (I<sup>2</sup>C MODE ONLY)<sup>(1)</sup>

**Note 1:** For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I<sup>2</sup>C module is not in the idle state, these bits may not be set (no spooling) and the SSPBUF may not be written.



## FIGURE 35-21: I<sup>2</sup>C BUS START/STOP BITS TIMING



## TABLE 35-23: I<sup>2</sup>C BUS START/STOP BITS CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)									
Param. No.	Symbol	Characteristic			Тур.	Max.	Units	Conditions	
SP90*	TSU:STA	Start condition	100 kHz mode	4700	·	$\langle \mathcal{A} \rangle$	ns	Only relevant for Repeated	
		Setup time	400 kHz mode	600		$\overline{}$		Start condition	
SP91*	THD:STA	Start condition	100 kHz mode	4000	K— ,	1	ns	After this period, the first	
		Hold time	400 kHz mode	606	$\checkmark$	$\overline{1}$		clock pulse is generated	
SP92*	TSU:STO	Stop condition	100 kHz mode	4700	λ	$\overline{\langle}$	ns		
		Setup time	400 kHz mode	600		$\langle - \rangle$			
SP93	THD:STO	Stop condition	100 kHz mode	4000		$\searrow$	ns		
		Hold time	400 kHz mode	600	$\searrow$				

\* These parameters are characterized but not tested.

## FIGURE 35-22: I<sup>2</sup>C BUS DATA TIMING

