

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 11x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-UQFN Exposed Pad
Supplier Device Package	16-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f18325t-i-jq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 4.4 Stack

All devices have a 16-level x 15-bit wide hardware stack (refer to Figure 4-4 through Figure 4-7). The stack space is not part of either program or data space. The PC is PUSHed onto the stack when CALL or CALLW instructions are executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer and does not cause a Reset when either a Stack Overflow or Underflow occur if the STVREN bit is programmed to '0' (Configuration Words). This means that after the stack has been PUSHed sixteen times, the seventeenth PUSH overwrites the value that was stored from the first PUSH. The eighteenth PUSH overwrites the second PUSH (and so on). The STKOVF and STKUNF flag bits will be set on an Overflow/Underflow, regardless of whether the Reset is enabled.

If the STVREN bit in Configuration Words is programmed to '1', the device will be Reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

Note 1: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, CALLW, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

### 4.4.1 ACCESSING THE STACK

The stack is accessible through the TOSH, TOSL and STKPTR registers. STKPTR is the current value of the Stack Pointer. TOSH:TOSL register pair points to the TOP of the stack. Both registers are read/writable. TOS is split into TOSH and TOSL due to the 15-bit size of the PC. To access the stack, adjust the value of STKPTR, which will position TOSH:TOSL, then read/write to TOSH:TOSL. STKPTR is five bits to allow detection of overflow and underflow.

Note:	Care should be taken when modifying the
	STKPTR while interrupts are enabled.

During normal program operation, CALL, CALLW and Interrupts will increment STKPTR while RETLW, RETURN, and RETFIE will decrement STKPTR. At any time, STKPTR can be read to see how many levels remain available on the stack. The STKPTR always points at the currently used place on the stack. Therefore, a CALL or CALLW will increment the STKPTR and then write the PC, and a return will write the PC and then decrement the STKPTR.

Reference Figure 4-4 through Figure 4-7 for examples of accessing the stack.

REGISTER	R 5-3: CONF	-IGURATION	WORD 3: M	EMORY				
		R/P-1	U-1	U-1	U-1	U-1	U-1	
		LVP <sup>(1)</sup>	—	—	—	_	—	
		bit 13					bit 8	
U-1	U-1	U-1	U-1	U-1	U-1	R/P-1	R/P-1	
_	—	—	—	—	_	WRT1	WRT0	
bit 7							bit 0	
Legend:								
R = Readable bit P = Programmable bit U = Unimplemented bit, read as '1'								
'0' = Bit is c	leared	'1' = Bit is set		n = Value whe	en blank or afte	r Bulk Erase		
bit 13		ltage Programn						
		ow-Voltage Pro	• •	enabled. MC	LR/VPP pin f	unction is M	CLR. MCLRE	
		onfiguration bit V on MCLR/VP		for programm	ina			
bit 12-2		ted: Read as '			ing.			
bit 1-0	-	Jser NVM Self-		n hita				
DIL 1-0		Write protectio		IT DILS				
		0000h to 01FF		ed 0200h to 1	- FFh may be m	nodified		
		0000h to 0FFF						
		0000h to 1FFF	•		•			
		only to the self-					protected.	
Note 1.	The LVP hit cann	-						

### **REGISTER 5-3: CONFIGURATION WORD 3: MEMORY**

Note 1: The LVP bit cannot be programmed to '0' when Programming mode is entered via LVP.

R-q/q	R-q/q	U-0	R-q/q	R-q/q	R-q/q	U-0	R-q/q		
EXTOR	HFOR	_	LFOR	SOR	ADOR		PLLR		
bit 7							bit 0		
Legend:									
R = Readab	lo hit	W = Writable	bit	II – Unimploy	nented bit, read	ac '0'			
u = Bit is un		x = Bit is unkr			at POR and BOI		thar Pacata		
'1' = Bit is se	•	6' = Bit is clear			at FOR and BOI	N value at all t			
			areu						
q = Reset va	alue is determine	a by hardware							
bit 7	1 = The osc	TOSC (external cillator is ready cillator is not en	to be used	-	be used.				
bit 6	1 = The osc	TOSC Oscillato cillator is ready cillator is not en	to be used	ot yet ready to b	be used.				
bit 5	Unimplemer	nted: Read as '	0'						
bit 4	1 = The osc	LFOR: LFINTOSC Oscillator Ready 1 = The oscillator is ready to be used							
bit 3	1 = The osc	dary Oscillator l cillator is ready cillator is not er	to be used	ot yet ready to I	pe used.				
bit 2	1 = The osc	ADOR: ADCRC Oscillator Ready 1 = The oscillator is ready to be used							
bit 1	Unimplemer	nted: Read as '	0'						
bit 0		L is ready to be		l input source is	s not ready, or th	ne PLL is not re	eady.		

### REGISTER 7-4: OSCSTAT1: OSCILLATOR STATUS REGISTER 1

R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0		
EXTOEN	HFOEN	_	LFOEN	SOSCEN	ADOEN	_	_		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7 EXTOEN: External Oscillator Manual Request Enable bit 1 = EXTOSC is explicitly enabled, operating as specified by FEXTOSC 0 = EXTOSC could be enabled by another module bit 6 HEOEN: HEINTOSC Oscillator Manual Request Enable bit									
bit 6	<b>HFOEN:</b> HFINTOSC Oscillator Manual Request Enable bit 1 = HFINTOSC is explicitly enabled, operating as specified by OSCFRQ (Register 7-6) 0 = HFINTOSC could be enabled by another module								
bit 5	Unimplemen	ted: Read as '	0'						
bit 4	1 = LFINTOS	LFOEN: LFINTOSC (31 kHz) Oscillator Manual Request Enable bit 1 = LFINTOSC is explicitly enabled 0 = LFINTOSC could be enabled by another module							
bit 3	<b>SOSCEN:</b> Secondary Oscillator Manual Request Enable bit 1 = Secondary Oscillator is explicitly enabled 0 = Secondary Oscillator could be enabled by another module								
bit 2	1 = ADOSC is	ADOEN: ADOSC (600 kHz) Oscillator Manual Request Enable bit 1 = ADOSC is explicitly enabled 0 = ADOSC could be enabled by another module							
bit 1	Unimplemen	ted: Read as '	0'						
bit 0	Unimplemen								

# REGISTER 7-5: OSCEN: OSCILLATOR MANUAL ENABLE REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
STATUS	—	_	_	TO	PD	Z	DC	С	30
WDTCON	—	—		١	WDTPS<4:0	>		SWDTEN	121

### TABLE 10-3: SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER

**Legend:** x = unknown, u = unchanged, – = unimplemented locations read as '0'. Shaded cells are not used by Watchdog Timer.

TABLE 10-4: S	SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER
---------------	---

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8		_	DEBUG	STVREN	PPS1WAY		BORV		05
CONFIG2	7:0	BOREN1	BOREN0	LPBOREN		WDTE1	WDTE0	PWRTE	MCLRE	65

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by Watchdog Timer.

W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	
			NVN	ICON2				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
S = Bit can only b	oe set	x = Bit is unknow	'n	-n/n = Value at POR and BOR/Value at all other Res				
'1' = Bit is set		'0' = Bit is cleare	d					

### REGISTER 11-6: NVMCON2: NONVOLATILE MEMORY CONTROL 2 REGISTER

#### bit 7-0 NVMCON2<7:0>: Flash Memory Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the NVMCON1 register. The value written to this register is used to unlock the writes.

TABLE 11-5: SUMMARY OF REGISTERS ASSOCIATED WITH NONVOLATILE MEMORY (NVM)

Name	Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0						Register on Page	
INTCON	GIE	PEIE	—	—	—	—	_	INTEDG	101
PIR2	TMR6IF	C2IF	C1IF	NVMIF	SSP2IF	BLC2IF	TMR4IF	NCO1IF	109
PIE2	TMR6IE	C2IE	C1IE	NVMIE	SSP2IE	BLC2IE	TMR4IE	NCO1IE	104
NVMCON1	_	NVMREGS         LWLO         FREE         WRERR         WREN         WR         RD							
NVMCON2	NVMCON2								
NVMADRL	NVMADR<7:0>								
NVMADRH	(1) NVMADR<14:8>								137
NVMDATL	NVMDAT<7:0>								137
NVMDATH		_			NVMDA	T<13:8>			137

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by NVM. **Note 1:** Unimplemented, read as '1'.

TABLE 11-0. SUMIWART OF CONFIGURATION WORD WITH NONVOLATILE MEMORY (NYM)	TABLE 11-6:	SUMMARY OF CONFIGURATION WORD WITH NONVOLATILE MEMORY (NVM)
--	-------------	---

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG3	13:8	_	_	LVP	—	—	—	—	_	66
	7:0	_	_	_	_	_	—	WRT	<1:0>	
CONFIG4	13:8	_	_	_	_	_	—	_	_	67
	7:0	_	_	_	_	_	_	CPD	CP	

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by NVM.

© 2015-2016 Microchip Technology Inc.

## 22.3 ADC Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 22-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 22-4. **The maximum recommended impedance for analog sources is 10 k** $\Omega$ . As the source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 22-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

#### EQUATION 22-1: ACQUISITION TIME EXAMPLE

sumptions: Temperature = 
$$50^{\circ}C$$
 and external impedance of  $10k\Omega 5.0V$  VDD  
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$   
 $= TAMP + TC + TCOFF$   
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$ 

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD} ; [1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{CHOLD} ; [2] V_{CHOLD} charge response to V_{APPLIED} V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) ; combining [1] and [2]$$

*Note:* Where n = number of bits of the ADC.

Solving for TC:

As

$$Tc = -CHOLD(RIC + RSS + RS) \ln(1/2047)$$
  
=  $-10pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)$   
=  $1.37\mu s$ 

Therefore:

$$TACQ = 2\mu s + 892ns + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$
  
= 4.62\mu s


**Note 1:** The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is  $10 \text{ k}\Omega$ . This is required to meet the pin leakage specification.

L = Right just loaded. ) = Left just loaded.	ADCS<2:0> W = Writable I x = Bit is unkn '0' = Bit is clea Result Format S stified. Six Most	own ared Select bit	-n/n = Value	ADNREF mented bit, read at POR and BO	as '0'	EF<1:0> bit ( other Resets
ADFM: ADC L = Right ju: loaded. ) = Left just loaded.	x = Bit is unkn '0' = Bit is clea Result Format S stified. Six Most	own ared Select bit	-n/n = Value			
ADFM: ADC L = Right ju: loaded. ) = Left just loaded.	x = Bit is unkn '0' = Bit is clea Result Format S stified. Six Most	own ared Select bit	-n/n = Value			other Resets
ADFM: ADC L = Right ju: loaded. ) = Left just loaded.	x = Bit is unkn '0' = Bit is clea Result Format S stified. Six Most	own ared Select bit	-n/n = Value			other Resets
ADFM: ADC L = Right ju: loaded. ) = Left just loaded.	x = Bit is unkn '0' = Bit is clea Result Format S stified. Six Most	own ared Select bit	-n/n = Value			other Resets
ADFM: ADC = Right ju: loaded. ) = Left just loaded.	'0' = Bit is clea Result Format s stified. Six Most	ared Select bit		at POR and BO	R/Value at all (	other Resets
L = Right just loaded. ) = Left just loaded.	Result Format stified. Six Most	Select bit				
L = Right just loaded. ) = Left just loaded.	stified. Six Most					
	ilieu. Six Least	Significant bit		are set to '0' w are set to '0' w		
111 = ADCF         110 = Fosc         101 = Fosc         100 = Fosc         111 = ADCF         111 = ADCF         111 = Fosc         111 = Fosc      1	16 /4 RC (dedicated R /32 /8	C oscillator)	ct bits			
Jnimpleme	nted: Read as 'd	כ'				
ADNREF: A/D Negative Voltage Reference Configuration bit When ADON = 0, all multiplexer inputs are disconnected. 0 = VREF- is connected to Vss 1 = VREF- is connected to external VREF-						
11 = VREF+ 10 = VREF+ 11 = Reserv	is connected to is connected to ed	internal Fixed external VREF	Voltage Refere		lule <sup>(1)</sup>	
	011 = ADCF 010 = Fosc, 001 = Fosc, <b>Jnimplemen</b> <b>ADNREF:</b> A When ADOI 0 = VREF- is <b>ADPREF&lt;1:</b> 1 = VREF+ 0 = VREF+ 0 = VREF+ 0 = VREF+	ADREF: A/D Negative Volt Negative Voltage Negative Voltage Nega	<ul> <li>ADCRC (dedicated RC oscillator)</li> <li>Fosc/32</li> <li>Fosc/32</li> <li>Fosc/8</li> <li>Fosc/2</li> <li>Fosc/2</li> <li>Jnimplemented: Read as '0'</li> <li>ADNREF: A/D Negative Voltage Reference</li> <li>Vhen ADON = 0, all multiplexer inputs an 0 = VREF- is connected to Vss</li> <li>VREF- is connected to Vss</li> <li>VREF- is connected to external VREF-</li> <li>ADPREF&lt;1:0&gt;: ADC Positive Voltage Ref</li> <li>1 = VREF+ is connected to internal Fixed</li> <li>0 = VREF+ is connected to VDD</li> </ul>	<pre>b11 = ADCRC (dedicated RC oscillator) b10 = Fosc/32 b01 = Fosc/32 b00 = Fosc/2 Jnimplemented: Read as '0' ADNREF: A/D Negative Voltage Reference Configuration When ADON = 0, all multiplexer inputs are disconnected b = VREF- is connected to Vss = VREF- is connected to Vss = VREF- is connected to external VREF- ADPREF&lt;1:0&gt;: ADC Positive Voltage Reference Configu 1 = VREF+ is connected to internal Fixed Voltage Reference 0 = VREF+ is connected to external VREF+ pin<sup>(1)</sup> b1 = Reserved b0 = VREF+ is connected to VDD</pre>	<pre>b11 = ADCRC (dedicated RC oscillator) b10 = Fosc/32 b01 = Fosc/32 b00 = Fosc/2 Jnimplemented: Read as '0' ADNREF: A/D Negative Voltage Reference Configuration bit When ADON = 0, all multiplexer inputs are disconnected. 0 = VREF- is connected to Vss = VREF- is connected to Vss = VREF- is connected to external VREF- ADPREF&lt;1:0&gt;: ADC Positive Voltage Reference Configuration bits 1 = VREF+ is connected to internal Fixed Voltage Reference (FVR) mod 0 = VREF+ is connected to external VREF+ pin<sup>(1)</sup> b1 = Reserved 00 = VREF+ is connected to VDD</pre>	<pre>b11 = ADCRC (dedicated RC oscillator) b10 = Fosc/32 b01 = Fosc/32 b00 = Fosc/2 Jnimplemented: Read as '0' ADNREF: A/D Negative Voltage Reference Configuration bit When ADON = 0, all multiplexer inputs are disconnected. b = VREF- is connected to Vss c = VREF- is connected to vss c = VREF- is connected to external VREF- ADPREF&lt;1:0&gt;: ADC Positive Voltage Reference Configuration bits c1 = VREF+ is connected to internal Fixed Voltage Reference (FVR) module<sup>(1)</sup> c0 = VREF+ is connected to external VREF+ pin<sup>(1)</sup> c1 = Reserved</pre>

#### REGISTER 22-2: ADCON1: ADC CONTROL REGISTER 1

**Note 1:** When selecting the VREF+ pin as the source of the positive reference, be aware that a minimum voltage specification exists. See Table 35-13 for details.



Note 1: The increment registers are double-buffered to allow for value changes to be made without first disabling the NCO1 module. They are shown for reference only and are not user accessible.

PIC16(L)F18325/18345

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
N1PWS<2:0>			—	—	—	N1CK	S<1:0>
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
u = Bit is und	changed	x = Bit is unkn	lown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is se	et	'0' = Bit is clea	ared				
bit 7-5	000 = NCO 001 = NCO 010 = NCO 011 = NCO 100 = NCO 101 = NCO 110 = NCO 111 = NCO	NCO1 Output 1 output is activ 1 output is activ	e for 1 input cl e for 2 input cl e for 4 input cl e for 8 input cl e for 16 input e for 32 input e for 64 input e for 128 input	ock period ock periods lock periods lock periods clock periods clock periods clock periods			
bit 4-2	•	ted: Read as '(					
bit 1-0 Note 1: N		d			۵		
	NCO1 pulse wi		•			does not togal	ام
<b>Z.</b> II		un is greater ti				ubes not toggi	ic.

## REGISTER 23-2: NCO1CLK: NCO1 INPUT CLOCK CONTROL REGISTER

### REGISTER 23-3: NCO1ACCL: NCO1 ACCUMULATOR REGISTER – LOW BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
NCO1ACC<7:0>									
bit 7 bit 0									
Legend:									
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, read	d as '0'			
u = Bit is unch	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all o	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared						

bit 7-0 NCO1ACC<7:0>: NCO1 Accumulator, low byte

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	R/W-0/u	R/W-0/u			
TMRxGE	TxGPOL	TxGTM	TxGSPM	TxGGO/DONE	TxGVAL	TxGS	S<1:0>			
bit 7							bit			
Legend:						(0)				
R = Readable bit     W = Writable bit     U = Unimplemented bit, read as '0'										
u = Bit is unch	anged		x = Bit is unknown -n/n = Value at POR and E				her Resets			
'1' = Bit is set		'0' = Bit is cle	ared	HC = Bit is cleare	ed by hardwar	e				
bit 7	TMRxGE: Ti	mer1 Gate Ena	ble bit							
	If TMRxON =	= 0:								
	•	This bit is ignored								
	If TMRxON = 1:									
	<ul> <li>1 = Timerx counting is controlled by the Timer1 gate function</li> <li>0 = Timerx is always counting</li> </ul>									
bit 6		-	-							
Sit 0	<b>TxGPOL:</b> Timerx Gate Polarity bit 1 = Timerx gate is active-high (Timerx counts when gate is high)									
	0 = Timerx gate is active-low (Timerx counts when gate is low)									
bit 5	TxGTM: Timerx Gate Toggle Mode bit									
	1 = Timerx Gate Toggle mode is enabled									
	<ul> <li>Timerx Gate Toggle mode is disabled and toggle flip-flop is cleared</li> <li>Timerx gate flip-flop toggles on every rising edge.</li> </ul>									
bit 4	<b>TxGSPM:</b> Timerx Gate Single-Pulse Mode bit									
bit 4	1 = Timerx Gate Single-Pulse mode is enabled and is controlling Timerx gate									
	1 = Timerx Gate Single-Pulse mode is enabled and is controlling timerx gate 0 = Timerx Gate Single-Pulse mode is disabled									
bit 3	TxGGO/DO	NE: Timerx Gate	e Single-Pulse	Acquisition Status	bit					
	1 = Timerx gate single-pulse acquisition is ready, waiting for an edge									
	<ul> <li>Timerx gate single-pulse acquisition has completed or has not been started This bit is automatically cleared when TxGSPM is cleared</li> </ul>									
		-		TXGSPM is cleare	a					
bit 2	TxGVAL: Timerx Gate Value Status bit									
	Indicates the current state of the Timerx gate, latched at Q1, provided to TMRxH:TMRxL Unaffected by Timerx Gate Enable (TMRxGE)									
bit 1-0		Timerx Gate		,						
	11 = Compa	rator 2 optional	ly synchronize	d output						
		rator 1 optional		d output						
	01 = Timer0		+							
	00 = Timero	overflow output	l							

# REGISTER 27-2: TxGCON<sup>(1)</sup>: TIMERx GATE CONTROL REGISTER

### 29.2.2 TIMER1/3/5 MODE RESOURCE

Timer1/3/5 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

See Section 27.0 "Timer1/3/5 Module with Gate Control" for more information on configuring Timer1/3/5.

**Note:** Clocking Timer1/3/5 from the system clock (Fosc) should not be used in Capture mode. In order for Capture mode to recognize the trigger event on the CCPx pin, Timer1/3/5 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

### 29.2.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit of the PIE4 register clear to avoid false interrupts. Additionally, the user should clear the CCPxIF interrupt flag bit of the PIR4 register following any change in Operating mode.

### 29.2.4 CCP PRESCALER

There are four prescaler settings specified by the CCPxMODE<3:0> bits of the CCPxCON register. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCPxCON register before changing the prescaler. Example 29-1 demonstrates the code to perform this function.

#### EXAMPLE 29-1: CHANGING BETWEEN CAPTURE PRESCALERS

BANKSEL	CCPxCON	;Set Bank bits to point
		;to CCPxCON
CLRF	CCPxCON	;Turn CCP module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
		;the new prescaler
		;move value and CCP ON
MOVWF	CCPxCON	;Load CCPxCON with this
		;value

### 29.2.5 CAPTURE DURING SLEEP

Capture mode depends upon the Timer1/3/5 module for proper operation. There are two options for driving the Timer1/3/5 module in Capture mode. It can be driven by the instruction clock (Fosc/4), or by an external clock source.

When Timer1/3/5 is clocked by Fosc/4, Timer1/3/5 will not increment during Sleep. When the device wakes from Sleep, Timer1/3/5 will continue from its previous state.

Capture mode will operate during Sleep when Timer1/3/5 is clocked by an external clock source.

#### 30.5.3.3 7-bit Transmission with Address Hold Enabled

Setting the AHEN bit of the SSPxCON3 register enables additional clock stretching and interrupt generation after the eighth falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSPxIF interrupt is set.

Figure 30-19 displays a standard waveform of a 7-bit address slave transmission with AHEN enabled.


- 1. Bus starts Idle.
- Master sends Start condition; the S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Master sends matching address with R/W bit set. After the eighth falling edge of the SCL line the CKP bit is cleared and SSPxIF interrupt is generated.
- 4. Slave software clears SSPxIF.
- Slave software reads ACKTIM bit of SSPxCON3 register, and R/W and D/A of the SSPxSTAT register to determine the source of the interrupt.
- 6. Slave reads the address value from the SSPxBUF register clearing the BF bit.
- Slave software decides from this information if it wishes to ACK or not ACK and sets the ACKDT bit of the SSPxCON2 register accordingly.
- 8. Slave sets the CKP bit releasing SCL.
- 9. Master clocks in the  $\overline{ACK}$  value from the slave.
- 10. Slave hardware automatically clears the CKP bit and sets SSPxIF after the ACK if the R/W bit is set.
- 11. Slave software clears SSPxIF.
- 12. Slave loads value to transmit to the master into SSPxBUF setting the BF bit.

Note: <u>SSPxBUF</u> cannot be loaded until after the ACK.

13. Slave sets the CKP bit releasing the clock.

- 14. Master clocks out the data from the slave and sends an ACK value on the ninth SCL pulse.
- 15. Slave hardware copies the ACK value into the ACKSTAT bit of the SSPxCON2 register.
- 16. Steps 10-15 are repeated for each byte transmitted to the master from the slave.
- 17. If the master sends a not  $\overline{ACK}$  the slave releases the bus allowing the master to send a Stop and end the communication.

**Note:** Master must send a not ACK on the last byte to ensure that the slave releases the SCL line to receive a Stop.



# FIGURE 30-20: I<sup>2</sup>C SLAVE, 10-BIT ADDRESS, RECEPTION (SEN = 1, AHEN = 0, DHEN = 0)

PIC16(L)F18325/18345

Mnemonic, Operands		Description Cycle		14-bit Opcode				Status	Neteo
				MSb			LSb	Affected	Notes
		ATIONS							
CLRWDT	_	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
NOP	_	No Operation	1	00	0000	0000	0000		
RESET	-	Software device Reset	1	00	0000	0000	0001		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
TRIS	f	Load TRIS register with W	1	00	0000	0110	Offf		
		C-COMPILER OPT	IMIZED						
ADDFSR	n, k	Add Literal k to FSRn	1	11	0001	0nkk	kkkk		
MOVIW	n mm	Move Indirect FSRn to W with pre/post inc/dec	1	00	0000	0001	0nmm	Z	2, 3
		modifier, mm							
	k[n]	Move INDFn to W, Indexed Indirect.	1	11	1111	0nkk	kkkk	Z	2
MOVWI	n mm	Move W to Indirect FSRn with pre/post inc/dec	1	00	0000	0001	1nmm		2, 3
		modifier, mm							
	k[n]	Move W to INDFn, Indexed Indirect.	1	11	1111	1nkk	kkkk		2

**Note 1:** If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.


3: See Section 34.2 "Instruction Descriptions" for detailed MOVIW and MOVWI instruction descriptions.

## 35.2 Standard Operating Conditions

	Standard Op	
The s	standard operating co	onditions for any device are defined as:
•	ating Voltage: ating Temperature:	$V$ DDMIN $\leq$ $V$ DD $\leq$ $V$ DDMAX TA_MIN $\leq$ TA $\leq$ TA_MAX
	- Operating Suppl	— — —
100	PIC16LF18325/183	
	Vddmin (F	Fosc ≤ 16 MHz) +1.8V
	Vddmin (F	Fosc ≤ 32 MHz) +2.5V
	VDDMAX	
	PIC16F18325/1834	45
	Vddmin (F	Fosc ≤ 16 MHz)+2.3V
	Vddmin (F	Fosc ≤ 32 MHz)+2,5V
	VDDMAX	
Ta —	<ul> <li>Operating Ambien</li> </ul>	It Temperature Range
	Industrial Tempera	ture
	TA_MIN	
	Та_мах	
	Extended Tempera	
	—	-40°C
	Та_мах	
Note	e 1: See Paramete	er D002, DC Characteristics: Supply Voltage.

# 16-Lead Ultra Thin Plastic Quad Flat, No Lead Package (JQ) - 4x4x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Number of Pins	N		16			
Pitch	е		0.65 BSC			
Overall Height	Α	0.45	0.50	0.55		
Standoff	A1	0.00	0.02	0.05		
Terminal Thickness	A3		0.127 REF			
Overall Width	E		4.00 BSC			
Exposed Pad Width	E2	2.50	2.60	2.70		
Overall Length	D	4.00 BSC				
Exposed Pad Length	D2	2.50	2.60	2.70		
Terminal Width	b	0.25	0.30	0.35		
Terminal Length	L	0.30	0.40	0.50		
Terminal-to-Exposed-Pad	К	0.20	-	-		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.


Microchip Technology Drawing C04-257A Sheet 2 of 2


### 20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging










VIEW A-A

Microchip Technology Drawing C04-094C Sheet 1 of 2

© 2015-2016 Microchip Technology Inc.

### 20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
Dimensio	Dimension Limits			MAX
Number of Pins		20		
Pitch	е		0.65 BSC	
Overall Height	Α	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	Е	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	6.90	7.20	7.50
Foot Length	L	0.55	0.75	0.95
Footprint	1.25 REF			
Lead Thickness	с	0.09	-	0.25
Foot Angle	¢	0°	4°	8°
Lead Width	b	0.22	_	0.38

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

# 20-Lead Ultra Thin Plastic Quad Flat, No Lead Package (GZ) - 4x4x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	Dimension Limits			MAX	
Contact Pitch E		0.50 BSC			
Optional Center Pad Width	X2			2.80	
Optional Center Pad Length	Y2			2.80	
Contact Pad Spacing	C1		4.00		
Contact Pad Spacing	C2		4.00		
Contact Pad Width (X20)	X1			0.30	
Contact Pad Length (X20)	Y1			0.80	
Contact Pad to Center Pad (X20)	G1	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2255A