E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	18
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 17x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f18345-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC16(L)F18325/18345





Note 1: See Table 1 for location of all peripheral functions.

2: It is recommended that the exposed bottom pad be connected to Vss, but must not be the main Vss connection to the device.

FIGURE 3: 20-PIN PDIP, SOIC, SSOP







OUT(2) C1 — CMOS Comparator C1 output. NC01 — CMOS Comparator C2 output. NC01 — CMOS Numerically Controlled Oscillator output. DSM — CMOS Digital Signal Modulator output. TMR0 — CMOS Capture/Compare/PWM 1 output. CCP1 — CMOS Capture/Compare/PWM 3 output. CCP2 — CMOS Capture/Compare/PWM 4 output. CCP3 — CMOS Capture/Compare/PWM 4 output. CWM6 — CMOS Capture/Compare/PWM 4 output. CWG1A — CMOS Complementary Waveform Generator 1 output A CWG2A — CMOS Complementary Waveform Generator 1 output A CWG2B — CMOS Complementary Waveform Generator 1 output B CWG2B — CMOS Complementary Waveform Generator 1 output C CWG2B — CMOS Complementary Waveform Generator 1 output D CWG2D — CMOS Complementary Waveform Generator 1 output D	Name	Function	Input Type	Output Type	Description
C2 — CMOS Comparator C2 output. NCC1 — CMOS Numerically Controlled Oscillator output. DSM — CMOS Digital Signal Modulator output. TMR0 — CMOS TMR0 clock output. CCP1 — CMOS Capture/Compare/PWM 1 output. CCP2 — CMOS Capture/Compare/PWM 3 output. CCP4 — CMOS Capture/Compare/PWM 3 output. PWM5 — CMOS Pulse-Width Modulator 5 output. PWM6 — CMOS Pulse-Width Modulator 6 output. CWG1A — CMOS Complementary Waveform Generator 1 output A. CWG2B — CMOS Complementary Waveform Generator 1 output B. CWG2B — CMOS Complementary Waveform Generator 2 output B. CWG2C — CMOS Complementary Waveform Generator 2 output B. CWG2D — CMOS Complementary Waveform Generator 1 output D. CWG2D — CMOS Complementary Waveform Generator 1 output D. CWG2D — CMOS Complementary Waveform Generator 1 output D.	OUT ⁽²⁾	C1	_	CMOS	Comparator C1 output.
NC01 — CMOS Numerically Controlled Oscillator output. DSM — CMOS Digital Signal Modulator output. TMR0 — CMOS Capture/Compare/PWM 1 output. CCP1 — CMOS Capture/Compare/PWM 2 output. CCP2 — CMOS Capture/Compare/PWM 3 output. CCP3 — CMOS Capture/Compare/PWM 4 output. CCP4 — CMOS Capture/Compare/PWM 4 output. PWM6 — CMOS Pulse-Width Modulator 5 output. CWG1A — CMOS Complementary Waveform Generator 1 output A. CWG2A — CMOS Complementary Waveform Generator 1 output B. CWG2B — CMOS Complementary Waveform Generator 1 output C. CWG2B — CMOS Complementary Waveform Generator 1 output C. CWG2C — CMOS Complementary Waveform Generator 1 output C. CWG2D — CMOS Complementary Waveform Generator 1 output C. CWG2D — CMOS Complementary Waveform Generator 2 output C. CWG2D — CMOS Complementary		C2	_	CMOS	Comparator C2 output.
DSM — CMOS Digital Signal Modulator output. TMR0 — CMOS TMR0 clock output. CCP1 — CMOS Capture/Compare/PWM 1 output. CCP2 — CMOS Capture/Compare/PWM 3 output. CCP3 — CMOS Capture/Compare/PWM 4 output. CCP4 — CMOS Capture/Compare/PWM 4 output. PWM5 — CMOS Pulse-Width Modulator 5 output. PWM6 — CMOS Complementary Waveform Generator 1 output A. CWG1A — CMOS Complementary Waveform Generator 2 output A. CWG2A — CMOS Complementary Waveform Generator 1 output B. CWG2B — CMOS Complementary Waveform Generator 2 output C CWG2C — CMOS Complementary Waveform Generator 2 output C CWG2D — CMOS Complementary Waveform Generator 2 output C CWG2D — CMOS Complementary Waveform Generator 2 output C CWG2D — CMOS Complementary Waveform Generator 2 output D CWG2D — CMOS Complementary Waveform Gene		NCO1	_	CMOS	Numerically Controlled Oscillator output.
TMR0 — CMOS TMR0 clock output. CCP1 — CMOS Capture/Compare/PWM 1 output. CCP2 — CMOS Capture/Compare/PWM 3 output. CCP3 — CMOS Capture/Compare/PWM 3 output. CCP4 — CMOS Capture/Compare/PWM 4 output. PWM5 — CMOS Pulse-Width Modulator 5 output. PWM6 — CMOS Complementary Waveform Generator 1 output A. CWG1A — CMOS Complementary Waveform Generator 2 output A. CWG2B — CMOS Complementary Waveform Generator 2 output B. CWG1D — CMOS Complementary Waveform Generator 2 output B. CWG2B — CMOS Complementary Waveform Generator 2 output D. CWG2D — CMOS Complementary Waveform Generator 2 output D. CWG2D — CMOS Complementary Waveform Generator 2 output D. SDA1 ⁽³⁾ I ² C OD I ² C data output. SDA2 ⁽³⁾ I ² C OD I ² C data output. SD1 — CMOS SPI1 dato output. <t< td=""><td></td><td>DSM</td><td>_</td><td>CMOS</td><td>Digital Signal Modulator output.</td></t<>		DSM	_	CMOS	Digital Signal Modulator output.
CCP1 — CMOS Capture/Compare/PWM 1 output. CCP2 — CMOS Capture/Compare/PVM 2 output. CCP3 — CMOS Capture/Compare/PVM 3 output. CCP4 — CMOS Capture/Compare/PVM 4 output. PWM5 — CMOS Pulse-Width Modulator 5 output. PWM6 — CMOS Pulse-Width Modulator 6 output. CWG1A — CMOS Complementary Waveform Generator 1 output A. CWG2A — CMOS Complementary Waveform Generator 1 output A. CWG2A — CMOS Complementary Waveform Generator 1 output A. CWG2A — CMOS Complementary Waveform Generator 1 output B. CWG2B — CMOS Complementary Waveform Generator 1 output D. CWG1D — CMOS Complementary Waveform Generator 1 output D. CWG2D — CMOS Complementary Waveform Generator 1 output D. CWG2D — CMOS Complementary Waveform Generator 2 output D. SDA1 ⁽³⁾ I ² C OD I ² C data output. SDA2 ⁽³⁾ I ² C OD I ² C da		TMR0	_	CMOS	TMR0 clock output.
CCP2 — CMOS Capture/Compare/PWM 2 output. CCP3 — CMOS Capture/Compare/PWM 3 output. CCP4 — CMOS Capture/Compare/PWM 4 output. PWM5 — CMOS Pulse-Width Modulator 5 output. PWM6 — CMOS Pulse-Width Modulator 6 output. CWG1A — CMOS Complementary Waveform Generator 1 output A. CWG2A — CMOS Complementary Waveform Generator 2 output A. CWG1B — CMOS Complementary Waveform Generator 2 output B. CWG2B — CMOS Complementary Waveform Generator 2 output D. CWG2C — CMOS Complementary Waveform Generator 2 output D. CWG2D — CMOS Complementary Waveform Generator 2 output D. CWG2D — CMOS Complementary Waveform Generator 2 output D. CWG2D — CMOS Complementary Waveform Generator 2 output D. SDA1 ⁽³⁾ I ² C OD I ² C data output. SDA2 ⁽³⁾ I ² C OD I ² C clock output. SD1 — CMOS SPI1 data output. </td <td></td> <td>CCP1</td> <td>_</td> <td>CMOS</td> <td>Capture/Compare/PWM 1 output.</td>		CCP1	_	CMOS	Capture/Compare/PWM 1 output.
CCP3—CMOSCapture/Compare/PWM 3 output.CCP4—CMOSCapture/Compare/PWM 4 output.PWM5—CMOSPulse-Width Modulator 5 output.PWM6—CMOSPulse-Width Modulator 6 output.CWG1A—CMOSComplementary Waveform Generator 1 output A.CWG2A—CMOSComplementary Waveform Generator 1 output A.CWG2B—CMOSComplementary Waveform Generator 1 output B.CWG2B—CMOSComplementary Waveform Generator 1 output B.CWG2B—CMOSComplementary Waveform Generator 1 output D.CWG2D—CMOSComplementary Waveform Generator 1 output D.CWG2D—CMOSComplementary Waveform Generator 2 output D.CWG2D—CMOSComplementary Waveform Generator 2 output D.SDA1 ⁽³⁾ I ² CODI ² C data output.SDA2 ⁽³⁾ I ² CODI ² C clock output.SD1—CMOSSPI1 data output.SD2—CMOSSPI2 data output.SCK1—CMOSSPI2 data output.SCK2—CMOSSPI2 data output.SCK1—CMOSSPI2 data output.TX/CK—CMOSSPI2 data output.CLC10UT—CMOSSPI2 dock output.CLC20UT—CMOSSPI2 data output.CLC20UT—CMOSConfigurable Logic Cell 1 source output.CLC20UT—CMOSConfigurable Logic Cell 3 source o		CCP2	—	CMOS	Capture/Compare/PWM 2 output.
CCP4—CMOSCapture/Compare/PWM 4 output.PWM5—CMOSPulse-Width Modulator 5 output.PWM6—CMOSPulse-Width Modulator 6 output.CWG1A—CMOSComplementary Waveform Generator 1 output ACWG2A—CMOSComplementary Waveform Generator 1 output A.CWG1B—CMOSComplementary Waveform Generator 1 output B.CWG2B—CMOSComplementary Waveform Generator 1 output B.CWG2C—CMOSComplementary Waveform Generator 1 output C.CWG2C—CMOSComplementary Waveform Generator 2 output D.CWG2D—CMOSComplementary Waveform Generator 1 output D.CWG2D—CMOSComplementary Waveform Generator 2 output D.SDA1 ⁽³⁾ I ² CODI ² C data output.SDA2 ⁽³⁾ I ² CODI ² C clock output.SCL1 ⁽³⁾ I ² CODI ² C clock output.SD01—CMOSSPI1 data output.SCK1—CMOSSPI2 data output.SCK2—CMOSSPI2 data output.SCK2—CMOSSPI2 data output.SCK2—CMOSSPI2 data output.TX/CK—CMOSSPI2 data output.CLC10UT—CMOSSPI2 data output.CLC20UT—CMOSSPI2 data output.CLC20UT—CMOSSPI2 data output.CLC20UT—CMOSConfigurable Logic Cell 1 source output.C		CCP3	_	CMOS	Capture/Compare/PWM 3 output.
PWM5 — CMOS Pulse-Width Modulator 5 output. PWM6 — CMOS Pulse-Width Modulator 6 output. CWG1A — CMOS Complementary Waveform Generator 1 output A CWG2A — CMOS Complementary Waveform Generator 2 output A CWG1B — CMOS Complementary Waveform Generator 2 output B. CWG2B — CMOS Complementary Waveform Generator 1 output C. CWG2C — CMOS Complementary Waveform Generator 2 output C. CWG1D — CMOS Complementary Waveform Generator 2 output C. CWG2C — CMOS Complementary Waveform Generator 1 output D. CWG2D — CMOS Complementary Waveform Generator 1 output D. CWG2D — CMOS Complementary Waveform Generator 2 output D. SDA1(3) I ² C OD I ² C data output. SDA1(3) SDA2(3) I ² C OD I ² C data output. SDA1 SDA2(3) I ² C OD I ² C clock output. SDA1 SDA2(3) I ² C OD I ² C clock output. SDA1		CCP4	_	CMOS	Capture/Compare/PWM 4 output.
PWM6—CMOSPulse-Width Modulator 6 output.CWG1A—CMOSComplementary Waveform Generator 1 output ACWG2A—CMOSComplementary Waveform Generator 2 output ACWG1B—CMOSComplementary Waveform Generator 1 output BCWG2B—CMOSComplementary Waveform Generator 2 output BCWG1C—CMOSComplementary Waveform Generator 1 output CCWG2C—CMOSComplementary Waveform Generator 2 output CCWG1D—CMOSComplementary Waveform Generator 1 output DCWG2D—CMOSComplementary Waveform Generator 2 output DCWG1D—CMOSComplementary Waveform Generator 2 output DCWG2D—CMOSComplementary Waveform Generator 2 output DSDA1 ⁽³⁾ I ² CODI ² C data output.SDA2 ⁽³⁾ I ² CODI ² C data output.SCL1 ⁽³⁾ I ² CODI ² C clock output.SDD1—CMOSSPI1 data output.SD02—CMOSSPI2 data output.SCK1—CMOSSPI2 clock output.SCK2—CMOSSPI2 clock output.TX/CK—CMOSAsynchronous TX data/synchronous clock output.CLC10UT—CMOSConfigurable Logic Cell 1 source output.CLC20UT—CMOSConfigurable Logic Cell 2 source output.CLC30UT—CMOSConfigurable Logic Cell 3 source output.		PWM5	—	CMOS	Pulse-Width Modulator 5 output.
CWG1A—CMOSComplementary Waveform Generator 1 output ACWG2A—CMOSComplementary Waveform Generator 2 output ACWG1B—CMOSComplementary Waveform Generator 1 output BCWG2B—CMOSComplementary Waveform Generator 2 output BCWG1C—CMOSComplementary Waveform Generator 1 output CCWG2C—CMOSComplementary Waveform Generator 2 output CCWG1D—CMOSComplementary Waveform Generator 2 output DCWG2D—CMOSComplementary Waveform Generator 2 output DCWG2D—CMOSComplementary Waveform Generator 2 output DSDA1(3)I²CODI²C data output.SDA2(3)I²CODI²C clock output.SCL1(3)I²CODI²C clock output.SD01—CMOSSPI1 data output.SD02—CMOSSPI2 data output.SCK1—CMOSSPI2 clock output.TX/CK—CMOSAsynchronous TX data/synchronous clock output.DT—CMOSConfigurable Logic Cell 1 source output.CLC10UT—CMOSConfigurable Logic Cell 2 source output.CLC20UT—CMOSConfigurable Logic Cell 3 source output.		PWM6	_	CMOS	Pulse-Width Modulator 6 output.
CWG2A—CMOSComplementary Waveform Generator 2 output ACWG1B—CMOSComplementary Waveform Generator 1 output BCWG2B—CMOSComplementary Waveform Generator 2 output BCWG1C—CMOSComplementary Waveform Generator 1 output CCWG2C—CMOSComplementary Waveform Generator 2 output CCWG2D—CMOSComplementary Waveform Generator 1 output DCWG2D—CMOSComplementary Waveform Generator 2 output DSDA1 ⁽³⁾ I ² CODI ² C data output.SDA2 ⁽³⁾ I ² CODI ² C data output.SCL1 ⁽³⁾ I ² CODI ² C clock output.SD01—CMOSSPI1 data output.SD02—CMOSSPI2 data output.SCK1—CMOSSPI2 clock output.TX/CK—CMOSSPI2 clock output.TX/CK—CMOSSPI2 clock output.CLC10UT—CMOSConfigurable Logic Cell 1 source output.CLC20UT—CMOSConfigurable Logic Cell 3 source output.		CWG1A	_	CMOS	Complementary Waveform Generator 1 output A.
CWG1B—CMOSComplementary Waveform Generator 1 output BCWG2B—CMOSComplementary Waveform Generator 2 output BCWG1C—CMOSComplementary Waveform Generator 1 output CCWG2C—CMOSComplementary Waveform Generator 2 output CCWG1D—CMOSComplementary Waveform Generator 2 output DCWG2D—CMOSComplementary Waveform Generator 2 output DSDA1(3)I²CODI²C data output.SDA2(3)I²CODI²C clock output.SCL1(3)I²CODI²C clock output.SD01—CMOSSPI1 data output.SD02—CMOSSPI2 data output.SCK1—CMOSSPI2 clock output.SCK2—CMOSSPI2 clock output.TX/CK—CMOSSPI2 clock output.DT—CMOSSPI2 clock output.CLC10UT—CMOSSPI2 clock output.CLC20UT—CMOSConfigurable Logic Cell 1 source output.CLC30UT—CMOSConfigurable Logic Cell 3 source output.		CWG2A	—	CMOS	Complementary Waveform Generator 2 output A.
CWG2B—CMOSComplementary Waveform Generator 2 output BCWG1C—CMOSComplementary Waveform Generator 1 output CCWG2C—CMOSComplementary Waveform Generator 2 output CCWG1D—CMOSComplementary Waveform Generator 1 output DCWG2D—CMOSComplementary Waveform Generator 2 output DSDA1(3)I²CODI²C data output.SDA2(3)I²CODI²C clock output.SCL1(3)I²CODI²C clock output.SCL2(3)I²CODI²C clock output.SD01—CMOSSPI1 data output.SD02—CMOSSPI2 data output.SCK1—CMOSSPI2 clock output.SCK2—CMOSSPI2 clock output.TX/CK—CMOSSPI2 clock output.DT—CMOSConfigurable Logic Cell 1 source output.CLC10UT—CMOSConfigurable Logic Cell 2 source output.CLC30UT—CMOSConfigurable Logic Cell 3 source output.		CWG1B	_	CMOS	Complementary Waveform Generator 1 output B.
CWG1C-CMOSComplementary Waveform Generator 1 output CCWG2C-CMOSComplementary Waveform Generator 2 output CCWG1D-CMOSComplementary Waveform Generator 1 output DCWG2D-CMOSComplementary Waveform Generator 2 output DSDA1(3)I²CODI²C data output.SDA2(3)I²CODI²C clock output.SCL1(3)I²CODI²C clock output.SCL2(3)I²CODI²C clock output.SD01-CMOSSPI1 data output.SD02-CMOSSPI2 data output.SCK1-CMOSSPI2 clock output.SCK2-CMOSSPI2 clock output.TX/CK-CMOSSPI2 clock output.DT-CMOSSPI2 clock output.CLC10UT-CMOSSPI2 clock output.CLC20UT-CMOSConfigurable Logic Cell 1 source output.CLC30UT-CMOSConfigurable Logic Cell 2 source output.		CWG2B	_	CMOS	Complementary Waveform Generator 2 output B.
CWG2C-CMOSComplementary Waveform Generator 2 output CCWG1D-CMOSComplementary Waveform Generator 1 output DCWG2D-CMOSComplementary Waveform Generator 2 output DSDA1(3)I²CODI²C data output.SDA2(3)I²CODI²C data output.SCL1(3)I²CODI²C clock output.SCL2(3)I²CODI²C clock output.SD01-CMOSSPI1 data output.SD02-CMOSSPI2 data output.SCK1-CMOSSPI1 clock output.SCK2-CMOSSPI2 clock output.TX/CK-CMOSSPI2 clock output.DT-CMOSSPI2 clock output.CLC10UT-CMOSConfigurable Logic Cell 1 source output.CLC20UT-CMOSConfigurable Logic Cell 2 source output.CLC30UT-CMOSConfigurable Logic Cell 3 source output.		CWG1C	—	CMOS	Complementary Waveform Generator 1 output C.
CWG1DCMOSComplementary Waveform Generator 1 output DCWG2DCMOSComplementary Waveform Generator 2 output DSDA1(3)I²CODI²C data output.SDA2(3)I²CODI²C data output.SCL1(3)I²CODI²C clock output.SCL2(3)I²CODI²C clock output.SD01CMOSSPI1 data output.SD02CMOSSPI2 data output.SCK1CMOSSPI2 lock output.SCK2CMOSSPI2 clock output.SCK2CMOSSPI2 lock output.TX/CKCMOSSPI2 clock output.DTCMOSSPI2 clock output.CLC10UTCMOSConfigurable Logic Cell 1 source output.CLC20UTCMOSConfigurable Logic Cell 3 source output.CLC30UTCMOSConfigurable Logic Cell 3 source output.		CWG2C	_	CMOS	Complementary Waveform Generator 2 output C.
CWG2DCMOSComplementary Waveform Generator 2 output DSDA1(3)I²CODI²C data output.SDA2(3)I²CODI²C data output.SCL1(3)I²CODI²C clock output.SCL2(3)I²CODI²C clock output.SD01CMOSSPI1 data output.SD02CMOSSPI2 data output.SCK1CMOSSPI2 data output.SCK2CMOSSPI2 clock output.TX/CKCMOSSPI2 clock output.DTCMOSSPI2 clock output.CLC10UTCMOSConfigurable Logic Cell 1 source output.CLC20UTCMOSConfigurable Logic Cell 3 source output.CLC30UTCMOSConfigurable Logic Cell 3 source output.		CWG1D	_	CMOS	Complementary Waveform Generator 1 output D.
$\begin{array}{ c c c c c c } & SDA1^{(3)} & I^2C & OD & I^2C \ data \ output. \\ \hline SDA2^{(3)} & I^2C & OD & I^2C \ data \ output. \\ \hline SCL1^{(3)} & I^2C & OD & I^2C \ clock \ output. \\ \hline SCL2^{(3)} & I^2C & OD & I^2C \ clock \ output. \\ \hline SDO1 & - & CMOS & SPI1 \ data \ output. \\ \hline SD02 & - & CMOS & SPI2 \ data \ output. \\ \hline SCK1 & - & CMOS & SPI2 \ clock \ output. \\ \hline SCK2 & - & CMOS & SPI2 \ clock \ output. \\ \hline TX/CK & - & CMOS & SPI2 \ clock \ output. \\ \hline DT & - & CMOS & SVI2 \ clock \ output. \\ \hline CLC10UT & - & CMOS & Configurable \ Logic \ Cell \ 1 \ source \ output. \\ \hline CLC2OUT & - & CMOS & Configurable \ Logic \ Cell \ 3 \ source \ output. \\ \hline \end{array}$		CWG2D	—	CMOS	Complementary Waveform Generator 2 output D.
SDA2(3)I²CODI²C data output.SCL1(3)I²CODI²C clock output.SCL2(3)I²CODI²C clock output.SDO1-CMOSSPI1 data output.SD02-CMOSSPI2 data output.SCK1-CMOSSPI2 clock output.SCK2-CMOSSPI2 clock output.TX/CK-CMOSSPI2 clock output.DT-CMOSSPI2 clock output.CLC10UT-CMOSConfigurable Logic Cell 1 source output.CLC2OUT-CMOSConfigurable Logic Cell 3 source output.CLC30UT-CMOSConfigurable Logic Cell 3 source output.		SDA1 ⁽³⁾	l ² C	OD	I ² C data output.
SCL1(3)I²CODI²C clock output.SCL2(3)I²CODI²C clock output.SD01-CMOSSPI1 data output.SD02-CMOSSPI2 data output.SCK1-CMOSSPI1 clock output.SCK2-CMOSSPI2 clock output.TX/CK-CMOSSPI2 clock output.DT-CMOSEUSART synchronous data output.CLC10UT-CMOSConfigurable Logic Cell 1 source output.CLC20UT-CMOSConfigurable Logic Cell 3 source output.		SDA2 ⁽³⁾	I ² C	OD	I ² C data output.
SCL2(3)I²CODI²C clock output.SD01-CMOSSPI1 data output.SD02-CMOSSPI2 data output.SCK1-CMOSSPI1 clock output.SCK2-CMOSSPI2 clock output.TX/CK-CMOSAsynchronous TX data/synchronous clock outputDT-CMOSEUSART synchronous data output.CLC10UT-CMOSConfigurable Logic Cell 1 source output.CLC2OUT-CMOSConfigurable Logic Cell 2 source output.CLC3OUT-CMOSConfigurable Logic Cell 3 source output.		SCL1 ⁽³⁾	I ² C	OD	I ² C clock output.
SD01—CMOSSPI1 data output.SD02—CMOSSPI2 data output.SCK1—CMOSSPI1 clock output.SCK2—CMOSSPI2 clock output.TX/CK—CMOSAsynchronous TX data/synchronous clock outputDT—CMOSEUSART synchronous data output.CLC10UT—CMOSConfigurable Logic Cell 1 source output.CLC20UT—CMOSConfigurable Logic Cell 2 source output.CLC30UT—CMOSConfigurable Logic Cell 3 source output.		SCL2 ⁽³⁾	I ² C	OD	I ² C clock output.
SD02 — CMOS SPI2 data output. SCK1 — CMOS SPI1 clock output. SCK2 — CMOS SPI2 clock output. TX/CK — CMOS Asynchronous TX data/synchronous clock output DT — CMOS EUSART synchronous data output. CLC10UT — CMOS Configurable Logic Cell 1 source output. CLC2OUT — CMOS Configurable Logic Cell 2 source output. CLC3OUT — CMOS Configurable Logic Cell 3 source output.		SDO1	_	CMOS	SPI1 data output.
SCK1 — CMOS SPI1 clock output. SCK2 — CMOS SPI2 clock output. TX/CK — CMOS Asynchronous TX data/synchronous clock output DT — CMOS EUSART synchronous data output. CLC10UT — CMOS Configurable Logic Cell 1 source output. CLC2OUT — CMOS Configurable Logic Cell 2 source output. CLC3OUT — CMOS Configurable Logic Cell 3 source output.		SD02	_	CMOS	SPI2 data output.
SCK2 — CMOS SPI2 clock output. TX/CK — CMOS Asynchronous TX data/synchronous clock output DT — CMOS EUSART synchronous data output. CLC10UT — CMOS Configurable Logic Cell 1 source output. CLC2OUT — CMOS Configurable Logic Cell 2 source output. CLC3OUT — CMOS Configurable Logic Cell 3 source output.		SCK1	_	CMOS	SPI1 clock output.
TX/CK — CMOS Asynchronous TX data/synchronous clock output DT — CMOS EUSART synchronous data output. CLC10UT — CMOS Configurable Logic Cell 1 source output. CLC2OUT — CMOS Configurable Logic Cell 2 source output. CLC3OUT — CMOS Configurable Logic Cell 3 source output.		SCK2	_	CMOS	SPI2 clock output.
DT — CMOS EUSART synchronous data output. CLC1OUT — CMOS Configurable Logic Cell 1 source output. CLC2OUT — CMOS Configurable Logic Cell 2 source output. CLC3OUT — CMOS Configurable Logic Cell 3 source output.		TX/CK	_	CMOS	Asynchronous TX data/synchronous clock output.
CLC1OUT—CMOSConfigurable Logic Cell 1 source output.CLC2OUT—CMOSConfigurable Logic Cell 2 source output.CLC3OUT—CMOSConfigurable Logic Cell 3 source output.		DT	_	CMOS	EUSART synchronous data output.
CLC2OUT — CMOS Configurable Logic Cell 2 source output. CLC3OUT — CMOS Configurable Logic Cell 3 source output.		CLC1OUT	—	CMOS	Configurable Logic Cell 1 source output.
CLC3OUT — CMOS Configurable Logic Cell 3 source output.		CLC2OUT	_	CMOS	Configurable Logic Cell 2 source output.
		CLC3OUT	—	CMOS	Configurable Logic Cell 3 source output.
CLC4OUT — CMOS Configurable Logic Cell 4 source output.		CLC4OUT	—	CMOS	Configurable Logic Cell 4 source output.
CLKR — CMOS Clock Reference output.		CLKR	—	CMOS	Clock Reference output.

TABLE 1-2: PIC16(L)F18325 PINOUT DESCRIPTION (CONTINUED)

 Legend:
 AN = Analog input or output
 CMOS = CMOS compatible input or output
 OD
 = Open-Drain

 TTL = TTL compatible input
 ST
 = Schmitt Trigger input with CMOS levels
 I²C
 = Schmitt Trigger input with I²C

 HV = High Voltage
 XTAL
 = Crystal levels
 I
 = Schmitt Trigger input with I²C

Note 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers. See Register 13-1.

2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers. See Register 13-2.

3: These I²C functions are bidirectional. The output pin selections must be the same as the input pin selections.

TABLE 4-4:	SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)
------------	--

Address	Name	PIC16(L)F18325 PIC16(L)F18345	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 5												
					CPU CORE RI	EGISTERS; see	Table 4-2 for spe	ecifics				
28Ch	ODCONA			_	ODCA5	ODCA4	_	ODCA2	ODCA1	ODCA0	00 -000	00 -000
28Dh	ODCONB	X —				Unimple	emented				-	_
		— X	ODCB7	ODCB6	ODCB5	ODCB4	—	—	—	—	0000	0000
28Eh	ODCONC	X —	_	_	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0	00 0000	00 0000
		— X	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0	0000 0000	0000 0000
28Fh	—	—		Unimplemented						_	_	
290h	—	—	Unimplemented						_	_		
291h	CCPR1L			CCPR1<7:0>						xxxx xxxx	xxxx xxxx	
292h	CCPR1H			CCPR1<15:8>						xxxx xxxx	xxxx xxxx	
293h	CCP1CON		CCP1EN	_	CCP10UT	CCP1FMT		CCP1M0	DDE<3:0>		0-x0 0000	0-x0 0000
294h	CCP1CAP		—		—	CCP1CTS<3:0>					0000	xxxx
295h	CCPR2L			CCPR2<7:0>					xxxx xxxx	xxxx xxxx		
296h	CCPR2H				1	CCPR2	2<15:8>				xxxx xxxx	xxxx xxxx
297h	CCP2CON		CCP2EN	_	CCP2OUT	CCP2FMT	CCP2MODE<3:0>				0-x0 0000	0-x0 0000
298h	CCP2CAP		_	_	—	-	– CCP2CTS<3:0>				0000	xxxx
299h	—	—	Unimplemented						—			
29Ah	—	—	Unimplemented					—	—			
29Bh	—	—	Unimplemented					_	_			
29Ch	—	—	Unimplemented					-	_			
29Dh	—	—	Unimplemented						-	—		
29Eh	—	—				Unimple	emented				-	—
29Fh	CCPTMRS		C4TSEI	<1.0>	C3TS	C3TSEL<1:0> C2TSEL<1:0> C1TSEL<1:0>				0101 0101	0101 0101	

x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Only on PIC16F18325/18345. Legend:

Note 1:

Register accessible from both User and ICD Debugger. 2:

4.4 Stack

All devices have a 16-level x 15-bit wide hardware stack (refer to Figure 4-4 through Figure 4-7). The stack space is not part of either program or data space. The PC is PUSHed onto the stack when CALL or CALLW instructions are executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer and does not cause a Reset when either a Stack Overflow or Underflow occur if the STVREN bit is programmed to '0' (Configuration Words). This means that after the stack has been PUSHed sixteen times, the seventeenth PUSH overwrites the value that was stored from the first PUSH. The eighteenth PUSH overwrites the second PUSH (and so on). The STKOVF and STKUNF flag bits will be set on an Overflow/Underflow, regardless of whether the Reset is enabled.

If the STVREN bit in Configuration Words is programmed to '1', the device will be Reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

Note 1: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, CALLW, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

4.4.1 ACCESSING THE STACK

The stack is accessible through the TOSH, TOSL and STKPTR registers. STKPTR is the current value of the Stack Pointer. TOSH:TOSL register pair points to the TOP of the stack. Both registers are read/writable. TOS is split into TOSH and TOSL due to the 15-bit size of the PC. To access the stack, adjust the value of STKPTR, which will position TOSH:TOSL, then read/write to TOSH:TOSL. STKPTR is five bits to allow detection of overflow and underflow.

Note:	Care should be taken when modifying the
	STKPTR while interrupts are enabled.

During normal program operation, CALL, CALLW and Interrupts will increment STKPTR while RETLW, RETURN, and RETFIE will decrement STKPTR. At any time, STKPTR can be read to see how many levels remain available on the stack. The STKPTR always points at the currently used place on the stack. Therefore, a CALL or CALLW will increment the STKPTR and then write the PC, and a return will write the PC and then decrement the STKPTR.

Reference Figure 4-4 through Figure 4-7 for examples of accessing the stack.

NOSC<2:0> COSC<2:0>	Clock Source
111	EXTOSC ⁽¹⁾
110	HFINTOSC (1 MHz)
101	Reserved
100	LFINTOSC
011	SOSC
010	Reserved
001	EXTOSC with 4xPLL ⁽¹⁾
000	HFINTOSC with 2x PLL (32 MHz)

TABLE 7-1: NOSC/COSC BIT SETTINGS

Note 1: EXTOSC configured by the FEXTOSC bits of Configuration Word 1 (Register 5-1).

TABLE 7-2: NDIV/CDIV BIT SETTINGS

NDIV<3:0> CDIV<3:0>	Clock Divider
1111-1010	Reserved
1001	512
1000	256
0111	128
0110	64
0101	32
0100	16
0011	8
0010	4
0001	2
0000	1

REGISTER 7-3: OSCCON3: OSCILLATOR CONTROL REGISTER 3

R/W/HC-0/0	R/W-0/0	R/W-0/0	R-0/0	R-0/0	U-0	U-0	U-0
CSWHOLD	SOSCPWR	SOSCBE	ORDY	NOSCR	—	—	—
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets			
'1' = Bit is set	'0' = Bit is cleared	f = determined by fuse setting			
q = Reset value is determined by hardware					

bit 7	 CSWHOLD: Clock Switch Hold bit 1 = Clock switch will hold (with interrupt) when the oscillator selected by NOSC is ready 0 = Clock switch may proceed when the oscillator selected by NOSC is ready; if this bit is set at the time that NOSCR becomes '1', the switch and interrupt will occur.
bit 6	SOSCPWR: Secondary Oscillator Power Mode Select bit <u>If SOSCBE = 0</u> 1 = Secondary oscillator operating in High-Power mode 0 = Secondary oscillator operating in Low-Power mode <u>If SOSCBE = 1</u> x = Bit is ignored
bit 5	 SOSCBE: Secondary Oscillator Bypass Enable bit 1 = Secondary oscillator SOSCI is configured as an external clock input (ST-buffer); SOSCO is not used. 0 = Secondary oscillator is configured as a crystal oscillator using SOSCO and SOSCI pins.
bit 4	 ORDY: Oscillator Ready bit (read-only) 1 = OSCCON1 = OSCCON2; the current system clock is the clock specified by NOSC 0 = A clock switch is in progress
bit 3	 NOSCR: New Oscillator is Ready bit (read-only) 1 = A clock switch is in progress and the oscillator selected by NOSC indicates a Ready condition 0 = A clock switch is not in progress, or the NOSC-selected oscillator is not yet ready
bit 2-0	Unimplemented: Read as '0'.

11.4.8 WRITE VERIFY

It is considered good programming practice to verify that program memory writes agree with the intended value. Since program memory is stored as a full row, then the stored program memory contents are compared with the intended data stored in RAM after the last write is complete.

FIGURE 11-7: PROGRAM FLASH MEMORY VERIFY FLOWCHART



R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	
ANSC7 ⁽¹⁾	ANSC6 ⁽¹⁾	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged		x = Bit is unknown		-n/n = Value a	at POR and BO	R/Value at all o	other Resets	
'1' = Bit is set		'0' = Bit is clea	ared					
bit 7-6	ANSC<7:6> :	Analog Select	between Analo	og or Digital Fu	nction on pins	RC<7:6>, resp	ectively ⁽¹⁾	

REGISTER 12-20: ANSELC: PORTC ANALOG SELECT REGISTER

bit 7-6	ANSC<7:6> : Analog Select between Analog or Digital Function on pins RC<7:6>, respectively ⁽¹⁾ 0 = Digital I/O. Pin is assigned to port or digital special function. 1 = Analog input. Pin is assigned as analog input ⁽²⁾ . Digital input buffer disabled.
bit 5-0	 ANSC<5:0>: Analog Select between Analog or Digital Function on pins RC<5:0>, respectively 0 = Digital I/O. Pin is assigned to port or digital special function. 1 = Analog input. Pin is assigned as analog input⁽²⁾. Digital input buffer disabled.

Note 1: PIC16(L)F18345 only; otherwise read as '0'.

2: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

REGISTER 12-21: WPUC: WEAK PULL-UP PORTC REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
WPUC7 ⁽¹⁾	WPUC6 ⁽¹⁾	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	WPUC<7:6> ⁽¹⁾ : Weak Pull-up Register bits ⁽²⁾ 1 = Pull-up enabled 0 = Pull-up disabled
bit 5-0	<pre>WPUC<5:0>: Weak Pull-up Register bits⁽²⁾ 1 = Pull-up enabled 0 = Pull-up disabled</pre>

Note 1: PIC16(L)F18345 only; otherwise read as '0'.

2: The weak pull-up is disabled if the pin is configured as an output except when the pin is also configured as open-drain. When configured as open-drain, the pull-up is enabled when the output value is high, and disabled when the output value is low.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
IOCBN7	IOCBN6	IOCBN5	IOCBN4	—		-	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BOF	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

REGISTER 15-5: IOCBN: INTERRUPT-ON-CHANGE PORTB NEGATIVE EDGE REGISTER⁽¹⁾

bit 7-4	IOCBN<7:4>: Interrupt-on-Change PORTB Negative Edge Enable bits 1 = Interrupt-on-Change enabled on the pin for a negative going edge. IOCAFx bit and IOCIF flag will
	be set upon detecting an edge.
	0 = Interrupt-on-Change disabled for the associated pin
bit 3-0	Unimplemented: Read as '0'

Note 1: PIC16(L)F18345 only.

REGISTER 15-6: IOCBF: INTERRUPT-ON-CHANGE PORTB FLAG REGISTER⁽¹⁾

R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	U-0	U-0	U-0	U-0
IOCBF7	IOCBF6	IOCBF5	IOCBF4	_	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-4 **IOCBF<7:4>:** Interrupt-on-Change PORTB Flag bits 1 = An enabled change was detected on the associated pin

Set when IOCBPx = 1 and a rising edge was detected on RBx, or when IOCBNx = 1 and a falling edge was detected on RBx.

0 = No change was detected, or the user cleared the detected change.

bit 3-0 Unimplemented: Read as '0'

Note 1: PIC16(L)F18345 only.

19.1.3 PWM RESOLUTION

PWM resolution, expressed in number of bits, defines the maximum number of discrete steps that can be present in a single PWM period. For example, a 10-bit resolution will result in 1024 discrete steps, whereas an 8-bit resolution will result in 256 discrete steps.

The maximum PWM resolution is ten bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 19-4.

EQUATION 19-4:

Resolution = $\frac{\log[4(PR2+1)]}{\log(2)}$ bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

19.1.4 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the PWMx pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

19.1.5 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See **Section 7.0, Oscillator Module** for additional details.

19.1.6 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the PWMx registers to their Reset states.

19.1.7 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the module for using the PWMx outputs:

- 1. Disable the PWMx pin output driver(s) by setting the associated TRIS bit(s).
- 2. Configure the PWM output polarity by configuring the PWMxPOL bit of the PWMxCON register.
- 3. Load the PR2 register with the PWM period value, as determined by Equation 19-1.
- 4. Load the PWMxDCH register and bits <7:6> of the PWMxDCL register with the PWM duty cycle value, as determined by Equation 19-2.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the PIR1 register.
 - Select the Timer2 prescale value by configuring the T2CKPS bit of the T2CON register.
 - Enable Timer2 by setting the TMR2ON bit of the T2CON register.
- 6. Wait until the TMR2IF is set.
- 7. When the TMR2IF flag bit is set:
 - Clear the associated TRIS bit(s) to enable the output driver.
 - Route the signal to the desired pin by configuring the RxyPPS register.
 - Enable the PWMx module by setting the PWMxEN bit of the PWMxCON register.

In order to send a complete duty cycle and period on the first PWM output, the above steps must be followed in the order given. If it is not critical to start with a complete PWM signal, then the PWM module can be enabled during Step 2 by setting the PWMxEN bit of the PWMxCON register.

REGISTER 22-4: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADRE	S<9:2>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets

bit 7-0 **ADRES<9:2>**: ADC Result Register bits Upper eight bits of 10-bit conversion result

1' = Bit is set

REGISTER 22-5: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

'0' = Bit is cleared

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ADRES | S<1:0> | — | — | — | — | — | — |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 **ADRES<1:0>**: ADC Result Register bits Lower two bits of 10-bit conversion result

Lower two bits of 10-bit conversion r

bit 5-0 Reserved: Do not use.

© 2015-2016 Microchip Technology Inc.

27.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing timer which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the timer.

The module can be used with either internal or external clock sources, and has the Timer1 Gate Enable function. When Timer1 is used with the Timer1 Gate Enable, the timer can measure time intervals or count signal pulses between two points of interest. When used without the Timer1 Gate Enable, the timer simply measures time intervals.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 27-1 displays the Timer1 enable selections.

TABLE 27-1: TIMER1 ENABLE SELECTIONS

TMR10N	TMR1GE Timer1 Operation	
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

27.2 Clock Source Selection

The TMR1CS<1:0> and T1OSC bits of the T1CON register are used to select the clock source for Timer1. Table 27-2 displays the clock source selections. The TMR1H:TMR1L register pair will increment on multiples of the clock source as determined by the Timer1 prescaler.

When either the FOSC or LFINTOSC clock source is selected, the TMR1H:TMR1L register pair will increment every rising clock edge. Reading from the TMR1H:TMR1L register pair when either the FOSC or LFINTOSC is the clock source will cause a 2 LSb loss in resolution, which can be mitigated by using an asynchronous input signal to gate the Timer1 clock input (see Section 26.5 "Operation During Sleep" for more information on the Timer1 Gate Enable).

When the FOSC/4 clock source is selected, the TMR1H:TMR1L register pair increments every instruction cycle (once every four FOSC pulses).

In addition to the internal clock sources, Timer1 has a dedicated external clock input pin, T1CKI. T1CKI can be either synchronized to the system clock or can run asynchronously via the T1SYNC bit of the T1CON register. When the T1CKI pin is used as the clock source, the TMR1H:TMR1L register pair increments on the rising edge of the T1CKI clock input.

Note:	When using Timer1 to count events, a
	falling edge must be registered by the
	counter prior to the first incrementing
	rising edge after any one or more of the
	following conditions:

- Timer1 enabled after POR
- Write to TMR1H or TMR1L
- · Timer1 is disabled
- Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low.

TABLE 27-2: CLOCK SOURCE SELECTIONS

TMR1CS<1:0>	Clock Source
11	LFINTOSC
10	External Clocking on T1CKI Pin
01	System Clock (Fosc)
00	Instruction Clock (Fosc/4)

27.10 Register Definitions: Timer1/3/5 Control

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u		
TMRxC	CS<1:0>	TxCKP	S<1:0>	TxSOSC	TxSYNC	_	TMRxON		
bit 7				• •			bit 0		
Legend:									
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, read	l as '0'			
u = Bit is unch	nanged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7-6	TMRxCS<1:0 11 = Timerx (10 = Timerx (If TxSOS External If TxSOS Clock fro 01 = Timerx (00 = Timerx (b: Timerx Cloc clock Source is clock source is SC = 0: clock from TxC SC = 1: om SOSC, eithe clock source is clock source is	k Source Sele LFINTOSC pin or oscillate CKIPPS pin (o er crystal oscil system clock instruction clo	ect bits or: n the rising edg lator on TxSOS (Fosc) ock (Fosc/4)	je) SCI/TxSOSCO p	oins, or SOSC	CIN input		
bit 5-4	TxCKPS<1:0	>: Timerx Input	Clock Presca	ale Select bits					
	11 = 1:8 Pres 10 = 1:4 Pres 01 = 1:2 Pres 00 = 1:1 Pres	cale value cale value cale value cale value							
bit 3	TxSOSC: LP 1 = SOSC re 0 = TxCKI er	Oscillator Enal quested as the nabled as the cl	ole Control bit clock source ock source						
bit 2	bit 2 TxSYNC: Timer1 Synchronization Control bit $\frac{TMRxCS<1:0> = 1x}{1 = Do not synchronize external clock input}$ 0 = Synchronize external clock input with system clock $\frac{TMRxCS<1:0> = 0x}{This bit is inported. Timer1 uses the internal clock and no additional synchronization is performed.$								
bit 1	Unimplemen	ted: Read as ')'		y -	-			
bit 0	TMRxON: Tir	ner1 On bit							
N	1 = Enables 0 = Stops Tin	Timerx nerx and clears	Timerx gate	flip-flop					

REGISTER 27-1: TxCON⁽¹⁾: TIMERx CONTROL REGISTER

29.5 Register Definitions: CCP Control

R/W-0/0) U-0	R-x/x	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0					
CCPxEN	<u>ا ا</u>	CCPxOUT	CCPxFMT		CCPxMC)DE<3:0>						
bit 7							bit 0					
Legend:												
R = Reada	ble bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'						
u = Bit is u	nchanged	x = Bit is unkr	nown	-n/n = Value a	t POR and BO	R/Value at all	other Reset					
'1' = Bit is s	set	'0' = Bit is clea	ared									
bit 7	CCPxEN: CC	P Module Ena	ble bit									
	0 = CCP is di	sabled										
hit C		tadieu	0'									
		CDv Output D	U ata (raad aabu)	h:t								
DIL D	CCPXCUT. C	CCPXOUI: CCPX Output Data (read-only) bit										
DIL 4	CCPxMODE	= Capture mod	le									
	Unused		<u> </u>									
	<u>CCPxMODE</u>	= Compare mo	<u>de</u>									
		- DW/M mode										
	0 = Right-alig	ned format										
	1 = Left-align	ed format										
bit 3-0	CCPxMODE.	<3:0>: CCPx N	lode Select bit	s ⁽¹⁾								
	1111 = PWM	mode										
	1110 = Rese	rved										
	1100 = Rese	rved										
	1011 = Comp	pare mode: out	put will pulse ()-1-0; Clears TI	MR1/3/5							
	1010 = Comp 1001 = Comp	pare mode: clea	ar output on co	mpare match								
	1000 = Com	oare mode: set	output on com	pare match								
	0111 - Cont	iro modo: ovor	v 16th riging o		out							
	0111 - Capit0110 = Capit	ire mode: ever	v 4th rising ed	age of CCPx in	put							
	0101 = Captu	ure mode: ever	y rising edge o	of CCPx input								
	0100 = Capt u	ure mode: ever	y falling edge	of CCPx input								
	0011 = Cant i	ıre mode: ever	v edge of CCF	'x input								
	0010 = Comp	pare mode: tog	gle output on r	natch								
	0001 = Com	oare mode: tog	gle output on r	natch; clear TM	IR1/3/5							
	0000 = Capt u	ire/Compare/P	WM off (resets	CCPx module)							
Note 1:	All modes will set source.	the CCPxIF bit	and will trigge	r an ADC conve	rsion if CCPx is	s selected as th	ne ADC trigger					

REGISTER 29-1: CCPxCON: CCPx CONTROL REGISTER

30.5.3 SLAVE TRANSMISSION

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCL pin is held low (see **Section 30.5.6** "**Clock Stretching**" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then the SCL pin should be released by setting the CKP bit of the SSPxCON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. This \overline{ACK} value is copied to the ACKSTAT bit of the SSPxCON2 register. If ACKSTAT is set (not \overline{ACK}), then the data transfer is complete. When the not \overline{ACK} is latched by the slave, the slave goes idle and waits for another occurrence of the Start bit. If the SDA line was low (\overline{ACK}), the next transmit data must be loaded into the SSPxBUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.

30.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSPxCON3 register is set, the BCLIF bit of the PIR register is set. Once a bus collision is detected, the slave goes idle and waits to be addressed again. User software can use the BCLIF bit to handle a slave bus collision.

30.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 30-18 can be used as a reference to this list.

- 1. Master sends a Start condition on SDA and SCL.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit set is received by the Slave setting SSPxIF bit.
- 4. Slave hardware generates an ACK and sets SSPxIF.
- 5. SSPxIF bit is cleared by user.
- 6. Software reads the received address from SSPxBUF, clearing BF.
- 7. R/\overline{W} is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPxBUF.
- 9. CKP bit is set releasing SCL, allowing the master to clock the data out of the slave.
- 10. SSPxIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPxIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
 - Note 1: If the master ACKs the clock will be stretched.
 - ACKSTAT is the only bit updated on the rising edge of SCL (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSPxIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.





The operation of the EUSART1 module is controlled through three registers:

- Transmit Status and Control (TX1STA)
- Receive Status and Control (RC1STA)
- Baud Rate Control (BAUD1CON)

These registers are detailed in Register 31-1, Register 31-2 and Register 31-3, respectively.

The RX and CK input pins are selected with the RXPPS and CKPPS registers, respectively. TX, CK, and DT output pins are selected with each pin's RxyPPS register. Since the RX input is coupled with the DT output in Synchronous mode, it is the user's responsibility to select the same pin for both of these functions when operating in Synchronous mode. The EUSART1 control logic will control the data direction drivers automatically.

31.4.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

Note:	If the device is configured as a slave and
	the TX/CK function is on an analog pin, the
	corresponding ANSEL bit must be cleared.

31.4.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RC1REG is read to access the FIFO. When this happens the OERR bit of the RC1STA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the Overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RC1REG. If the overrun occurred when the CREN bit is set then the Error condition is cleared by elearing the CREN bit of the RC1STA register or by clearing the SPEN bit which resets the EUSART1.

31.4.1.8 Receiving 9-bit Characters

The EUSART1 supports 9-bit character reception. When the RX9 bit of the RC1STA register is set the EUSART1 will shift nine bits into the RSR for each character received. The RX9D bit of the RC1STA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RC1REG.

31.4.1.9 Synchronous Master Reception Set-up

- 1. Initialize the SP1BRGH, SP1BRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 4. Ensure bits CREN and SREN are clear.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 6. If 9-bit reception is desired, set bit RX9.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- 8. Interrupt flag bit RCIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCIE was set.
- 9. Read the RC1STA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RC1REG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RC1STA register or by clearing the SPEN bit which resets the EUSART1.

RX/DT bit 0 bit 2 bit 3 bit 4 bit 5 bit 6	pit 7
TX/CK pin (SCKP = 0)	1
TX/CK pin	
SREN bit	
CREN bit _ ^{'0'}	ʻ0'
RCIF bit (Interrupt) ————————————————————————————————————	
RC1REG Note: Timing diagram demonstrates Sync Master mode with bit SREN = 1 and bit BRGH = 0.	

FIGURE 31-12: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

		SYNC = 0, BRGH = 0, BRG16 = 1										
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	299.9	-0.02	1666	300.1	0.04	832	300.0	0.00	767	300.5	0.16	207
1200	1199	-0.08	416	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	—	_
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19.23k	0.16	25	19.23k	0.16	12	19.20k	0.00	11	—	—	_
57.6k	55556	-3.55	8	—	_	—	57.60k	0.00	3	—	—	_
115.2k	—	_		—		_	115.2k	0.00	1	—	_	

TABLE 31-4: BAUD RATE FOR ASYNCHRONOUS MODES (CONTINUED)

	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1											
BAUD	Fosc = 32.000 MHz			Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	26666	300.0	0.00	16665	300.0	0.00	15359	300.0	0.00	9215
1200	1200	0.00	6666	1200	-0.01	4166	1200	0.00	3839	1200	0.00	2303
2400	2400	0.01	3332	2400	0.02	2082	2400	0.00	1919	2400	0.00	1151
9600	9604	0.04	832	9597	-0.03	520	9600	0.00	479	9600	0.00	287
10417	10417	0.00	767	10417	0.00	479	10425	0.08	441	10433	0.16	264
19.2k	19.18k	-0.08	416	19.23k	0.16	259	19.20k	0.00	239	19.20k	0.00	143
57.6k	57.55k	-0.08	138	57.47k	-0.22	86	57.60k	0.00	79	57.60k	0.00	47
115.2k	115.9k	0.64	68	116.3k	0.94	42	115.2k	0.00	39	115.2k	0.00	23

	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1											
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207
2400	2401	0.04	832	2398	0.08	416	2400	0.00	383	2404	0.16	103
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25
10417	10417	0	191	10417	0.00	95	10473	0.53	87	10417	0.00	23
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	—	_	_
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	—	_	_

Standard Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C									
Param. No.	Sym.	Characteristic	Min.	Тур.†	Max.	Units	Conditions		
AD01	NR	Resolution	—	_	10	bit			
AD02	EIL	Integral Error		±0.1	±1.0	LSb	ADCREF+ = 3.0V, ADCREF- = 0V		
AD03	Edl	Differential Error	—	±0.1	±1.0	LSb	ADCREF+ = 3.0V, ADCREF- = 0V		
AD04	EOFF	Offset Error	—	0.5	2	LSb	ADCREF+ = 3.0V, ADCREF- = 0V		
AD05	Egn	Gain Error	—	±0.2	±1.0	LSb	ADCREF+ = 3.0V, ADCREF- = 0V		
AD06	VADREF	ADC Reference Voltage (ADREF+) ⁽³⁾	1.8	_	Vdd	V			
AD07	VAIN	Full-Scale Range	Vss	_	ADREF+	V			
AD06	VADREF	ADC Reference Voltage (ADREF+ - ADREF-) ⁽³⁾	1.8	_	Vdd	V			
AD07	VAIN	Full-Scale Range	ADREF-	_	ADREF+	\sqrt{V}			
AD08	ZAIN	Recommended Impedance of Analog Voltage Source	—	10	—	kΩ			
AD09	RVREF	ADC Voltage Reference	—	_	\langle	kΩ			
*	Those p	remeters are characterized l		atad a					

TABLE 35-12: ANALOG-TO-DIGITAL CONVERTER (ADC) CHARACTERISTICS^(1,2)

These parameters are characterized but not tested.

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: The ADC conversion result never decreases with an increase in the input and has no missing codes.

Note 1: Total Absolute Error is the sum of the offset, gain and integral non-linearity (INL) errors.

TABLE 35-14: COMPARATOR SPECIFICATIONS

Standard Operati	ng Conditions	(unless otherwi	se stated)
------------------	---------------	-----------------	------------

VDD = 3.0V, TA = 25°C

See Section 36.0 "DC and AC Characteristics Graphs and Charts" for operating characterization.

Param	Sum	Characteristics	Min	Tun	Mox	Unito	Commonto
No.	Sym.	Characteristics	IVIIII.	тур.	Widx.	Units	Comments
CM01	VIOFF	Input Offset Voltage			±40	mV	VICM = VDD/2
CM02	VICM	Input Common Mode Voltage	GND		Vdd	V	
CM03	CMRR	Common Mode Input Rejection		50		dB	
		Ratio					
CM04	CHYST	Comparator Hysteresis	15	25	35	mV	
CM05	TRESP ⁽¹⁾	Response Time, Rising Edge		300	600	ns	
		Response Time, Falling Edge		220	500	ns	
CM06*	Тмсv2vo(2)	Mode Change to Valid Output		_	10	us	

These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at VDD/2, while the other input transitions from Vss to VDD.

2: A mode change includes changing any of the control register values, including module enable.

TABLE 35-15: DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C										
Param No.	Sym.	Characteristics	Min.	Typ.†	Max.	Units	Comments			
DSB01	VLSB	Step Size	$\overline{\langle - \rangle}$	VDD/32	> -	V				
DSB01	VACC	Absolute Accuracy	+ /		± 0.5	LSb				
DSB03*	RUNIT	Unit Resistor Value		6000		Ω				
DSB04*	TST	Settling Time ⁽¹⁾		$\rangle -$	10	μS				
*	These nara	ameters are characterized but n	nt tested	\checkmark						

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance t only and are not tested.

Note 1: Settling time measured while DACR<4:0> transitions from '00000' to '01111'.

TABLE 35-16: FIXED VOLTAGE REFERENCE (FVR) SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated)							
Param. No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
FVR01	VFVR1	1x Gain (1.024V nominal)	-4	—	4	%	VDD \ge 2.5V, -40°C to 85°C
FVR02	VFVR2	2x Gain (2.048V nominal)	-4	—	4	%	VDD \ge 2.5V, -40°C to 85°C
FVR03	VFVR4	4x Gain (4.096V nominal)	-5	—	5	%	VDD \ge 4.75V, -40°C to 85°C
FVR04/	TFVRST	FVR Start-up Time	—	—	—	μS	

PIC16(L)F18325/18345



FIGURE 35-19: SPI SLAVE MODE TIMING (CKE = 0)

lota

SP74 Refer to Figure 35-4 for Load conditions.