



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	18
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 17x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f18345-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-4:	SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)
------------	--

Address	Name	PIC16(L)F18325 PIC16(L)F18345	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 5												
					CPU CORE RI	EGISTERS; see	Table 4-2 for spe	ecifics				
28Ch	ODCONA			_	ODCA5	ODCA4	_	ODCA2	ODCA1	ODCA0	00 -000	00 -000
28Dh	ODCONB	X —				Unimple	emented				-	_
		— X	ODCB7	ODCB6	ODCB5	ODCB4	—	—	—	—	0000	0000
28Eh	ODCONC	X —	_	_	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0	00 0000	00 0000
		— X	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0	0000 0000	0000 0000
28Fh	—	—				Unimple	emented				_	_
290h	—	—				Unimple	emented				_	_
291h	CCPR1L					CCPR	1<7:0>				xxxx xxxx	xxxx xxxx
292h	CCPR1H					CCPR1	<15:8>				xxxx xxxx	xxxx xxxx
293h	CCP1CON		CCP1EN	_	CCP1OUT	CCP1FMT		CCP1M0	DDE<3:0>		0-x0 0000	0-x0 0000
294h	CCP1CAP		—		—	-		CCP1C	TS<3:0>		0000	xxxx
295h	CCPR2L					CCPR	2<7:0>				xxxx xxxx	xxxx xxxx
296h	CCPR2H				1	CCPR2	2<15:8>				xxxx xxxx	xxxx xxxx
297h	CCP2CON		CCP2EN	_	CCP2OUT	CCP2FMT		CCP2MC)DE<3:0>		0-x0 0000	0-x0 0000
298h	CCP2CAP		_	_	—	-		CCP2C	TS<3:0>		0000	xxxx
299h	—	—				Unimple	emented					—
29Ah	—	—				Unimple	emented				—	—
29Bh	—	—				Unimple	emented				_	_
29Ch	—	—				Unimple	emented				-	_
29Dh	—	—				Unimple	emented				-	—
29Eh	—	—				Unimple	emented				-	—
29Fh	CCPTMRS		C4TSEI	<1.0>	C3TS	FI <1 [.] 0>	C2TSE	I <1·0>	C1TSF	= <1.0>	0101 0101	0101 0101

x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Only on PIC16F18325/18345. Legend:

Note 1:

Register accessible from both User and ICD Debugger. 2:

6.1 Power-on Reset (POR)

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

6.2 Brown-out Reset (BOR)

The BOR circuit holds the device in Reset while VDD is below a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Words. The four operating modes are:

- · BOR is always on
- · BOR is off when in Sleep
- BOR is controlled by software
- BOR is always off

Refer to Table 6-1 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in Configuration Words.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below VBOR for a duration greater than parameter TBORDC, the device will reset, and the BOR bit of the PCON0 register will be cleared, indicating that a Brown-out Reset condition occurred. See Figure 6-2 for more information.

BOREN<1:0>	SBOREN	Device Mode	BOR Mode	Instruction Execution upon: Release of POR or Wake-up from Sleep		
11	X	X	Active	In these specific cases, "Release of POR" and "Wake-up from Sleep", there is no delay in start-up. The BOR ready flag, (BORRDY = 1), will be set before the CPU is ready to execute instructions because the BOR circuit is forced on by the BOREN<1:0> bits.		
1.0	×	Awake	Active	Waits for release of BOR (BORRDY = 1)		
TO	^	Sleep	Disabled	BOR ignored when asleep		
01	1	х	Active	In these specific cases, "Release of POR" and "Wake-up from Sleep", there is no delay in start-up. The BOR ready flag, (BORRDY = 1), will be set before the CPU is ready to execute instructions because the BOR circuit is forced on by the BOREN<1:0> bits.		
	0	Х	Disabled	Paging immediately (POPDDV =)		
00	Х	Х	Disabled	Begins immediately (BORRDY = x)		

TABLE 6-1: BOR OPERATING MODES

© 2015-2016 Microchip Technology Inc.

7.2.1.2 LP, XT, HS Modes

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 7-3). The three modes select a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.

LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive 32.768 kHz tuning-fork type crystals (watch crystals), but can operate up to 100 kHz.

XT Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive crystals and resonators with a frequency range up to 4 MHz.

HS Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require operating frequencies up to 20 MHz.

Figure 7-3 and Figure 7-4 show typical circuits for quartz crystal and ceramic resonators, respectively.





- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, reference the following Microchip Application Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)



CERAMIC RESONATOR OPERATION (XT OR HS MODE)



7.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the RSTOSC<2:0> bits in Configuration Words to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the NOSC<2:0> bits in the OSCCON1 register to switch the system clock source to the internal oscillator during run-time. See Section 7.3 "Clock Switching" for more information.

The function of the OSC2/CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

The internal oscillator block has two independent oscillators that can produce two internal system clock sources.

- 1. The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates up to 32 MHz.
- The LFINTOSC (Low-Frequency Internal Oscillator) is factory calibrated and operates at 31 kHz.

7.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a precision digitally-controlled internal clock source that produces a stable clock up to 32 MHz. The HFINTOSC can be enabled through one of the following methods:

- Programming the RSTOSC<2:0> bits in Configuration Word 1 to '110' (1 MHz) or '000' (32 MHz) to set the oscillator upon device Power-up or Reset
- Write to the NOSC<2:0> bits of the OSCCON1 register during run-time

The HFINTOSC frequency can be selected by setting the HFFRQ<2:0> bits of the OSCFRQ register.

The NDIV<3:0> bits of the OSCCON1 register allow for division of the output of the selected clock source by a range between 1:1 and 1:512.

7.2.2.2 2x PLL

The oscillator module contains a PLL that can be used with the HFINTOSC clock source to provide a system clock source. The input frequency to the PLL is limited to 8, 12, or 16 MHz, which will yield a system clock source of 16, 24, or 32 MHz, respectively.

The PLL may be enabled for use by one of two methods:

- Program the RSTOSC bits in the Configuration Word 1 to '000' to enable the HFINTOSC (32 MHz). This setting configures the HFFRQ<2:0> bits to '110' (16 MHz) and activates the 2x PLL.
- Write '000' the NOSC<2:0> bits in the OSCCON1 register to enable the 2x PLL, and write the correct value into the HFFRQ<3:0> bits of the OSCFRQ register to select the desired system clock frequency. See Register 6-6 for more information.

11.4.7 NVMREG EEPROM, USER ID, DEVICE ID AND CONFIGURATION WORD ACCESS

Instead of accessing program Flash memory, the EEPROM, the user ID's, Device ID/Revision ID and Configuration Words can be accessed when NVMREGS = 1 in the NVMCON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 11-3.

When read access is initiated on an address outside the parameters listed in Table 11-3, the NVMDATH: NVMDATL register pair is cleared, reading back '0's.

TABLE 11-3:EEPROM, USER ID, DEV/REV ID AND CONFIGURATION WORD ACCESS
(NVMREGS = 1)

Address	Function	Read Access	Write Access
8000h-8003h	User IDs	Yes	Yes
8005h-8006h	Device ID/Revision ID	Yes	No
8007h-800Ah	Configuration Words 1-4	Yes	No
F000h-F0FFh	EEPROM	Yes	Yes

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PORTB	RB7	RB6	RB5	RB4	_	_			149
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	—	—	_	_	149
LATB	LATB7	LATB6	LATB5	LATB4	—	—	_	_	150
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	—	—	_	_	150
WPUB	WPUB7	WPU6	WPUB5	WPUB4	—	—	_	_	151
ODCONB	ODCB7	ODCB6	ODCB5	ODCB4	—	—	_	_	151
SLRCONB	SLRB7	SLRB6	SLRB5	SLRB4	—	—	_	_	152
INLVLB	INLVLB7	INLVLB6	INLVLB5	INLVLB4	—	—	_	_	152

TABLE 12-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: – = unimplemented locations read as '0'. Shaded cells are not used by PORTB.

18.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The analog comparator module includes the following features:

- · Programmable input selection
 - Selectable voltage reference
- · Programmable output polarity
- Rising/falling output edge interrupts
- Wake-up from Sleep
- CWG Auto-shutdown source

18.1 Comparator Overview

A single comparator is shown in Figure 18-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.

The comparators available for this device are located in Table 18-1.

TABLE 18-1:AVAILABLE COMPARATORS

Device	C1	C2
PIC16(L)F18325	٠	٠
PIC16(L)F18345	•	•



18.12 Register Definitions: Comparator Control

R/W-0/0	R-0/0	U-0	R/W-0/0	U-0	R/W-1/1	R/W-0/0	R/W-0/0
CxON	CxOUT	_	CxPOL	—	CxSP	CxHYS	CxSYNC
bit 7	•						bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	emented bit, read	d as '0'	
u = Bit is uncl	hanged	x = Bit is unk	nown	-n/n = Value	e at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is cle	eared				
bit 7	CxON: Comp	parator Enable	bit				
	1 = Compara 0 = Compara	tor is enabled tor is disabled	and consumes	s no active po	wer		
bit 6	CxOUT: Com	nparator Outpu	it bit				
	If CxPOL = 1	(inverted pola	<u>rity):</u>				
	1 = CxVP < 0	CxVN					
	0 = CXVP > 0	CXVN (non-inverted	polarity):				
	1 = CxVP > 1	<u>(non-inventeu</u> CxVN	polanty).				
	0 = CxVP <	CxVN					
bit 5	Unimplemer	nted: Read as	'0'				
bit 4	CxPOL: Con	nparator Outpu	it Polarity Sele	ct bit			
	1 = Compara	tor output is in	verted				
hit 3		ted. Read as	'Ω'				
bit 2	CxSP: Comr	arator Speed/	 Power Select h	it			
	1 = Compara	tor operates in	Normal-Powe	r. Hiah-Speed	l mode		
	0 = Reserved	d. (do not use)		.,g.: epoor			
bit 1	CxHYS: Con	nparator Hyste	resis Enable bi	it			
	1 = Compara	ator hysteresis	enabled				
	0 = Compara	ator hysteresis	disabled				
bit 0	CxSYNC: Co	omparator Outp	out Synchronou	us Mode bit			
	1 = Compara Output u	ator output to pdated on the	Timer1 and I/C falling edge of) pin is synch Timer1 clock	nronous to chang source.	ges on Timer1	clock source
	0 = Compara	ator output to 7	Fimer1 and I/O	pin is asynch	ronous		

REGISTER 18-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	—	—	AS4E	AS3E	AS2E	AS1E	AS0E
bit 7						•	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is cle	ared	q = Value de	pends on condit	ion	
bit 7-5	Unimplemer	nted: Read as '	0'				
bit 4	AS4E: CWG	Auto-Shutdowr	n Source 4 (CL	C4) Enable bit	I		
	1 = Auto-sh	utdown for CLC	C4 is enabled				
	0 = Auto-sh	utdown for CLC	C4 is disabled				
bit 3	AS3E: CWG	Auto-Shutdowr	n Source 3 (CL	C2) Enable bit			
	1 = Auto-sh	utdown from C	LC2 is enabled	4			
hit 0				u 2) Enchla hit			
DIL Z		Auto-Shutdown	130010e 2 (02)				
	0 = Auto-sh	utdown from C	omparator 2 is	disabled			
bit 1	AS1E: CWG	Auto-Shutdowr	n Source 1 (C1	I) Enable bit			
	1 = Auto-sh	utdown from C	omparator 1 is	enabled			
	0 = Auto-sh	utdown from C	omparator 1 is	disabled			
bit 0	AS0E: CWG	Auto-Shutdowr	n Source 0 (CV	WGxPPS) Enal	ole bit		
	1 = Auto-sh	utdown from C	WGxPPS is er	nabled			
	0 = Auto-sh	utdown from C	WGxPPS is dis	sabled			

REGISTER 20-7: CWGxAS1: CWG AUTO-SHUTDOWN CONTROL REGISTER 1

REGISTER 20-8: CWGxDBR: CWGx RISING DEAD-BAND COUNT REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—			DBR	<5:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-6 Unimplemented: Read as '0' bit 5-0 DBR<5:0>: CWG Rising Edge Triggered Dead-Band Count bits 11 1111 = 63-64 CWG clock periods 11 1110 = 62-63 CWG clock periods . . . 00 0010 = 2-3 CWG clock periods 00 0001 = 1-2 CWG clock periods 00 0000 = 0 CWG clock periods. Dead-band generation is bypassed.

23.5 Interrupts

When the accumulator overflows (NCO_overflow), the NCO1 Interrupt Flag bit, NCO1IF, of the PIR2 register is set. To enable the interrupt event (NCO_interrupt), the following bits must be set:

- N1EN bit of the NCO1CON register
- NCO1IE bit of the PIE2 register
- · PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt must be cleared by software by clearing the NCO1IF bit in the Interrupt Service Routine.

23.6 Effects of a Reset

All of the NCO1 registers are cleared to zero as the result of a Reset.

23.7 Operation in Sleep

The NCO1 module operates independently from the system clock and will continue to run during Sleep, provided that the clock source selected remains active.

The HFINTOSC remains active during Sleep when the NCO1 module is enabled and the HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the NCO1 clock source, when the NCO1 is enabled, the CPU will go idle during Sleep, but the NCO1 will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

23.8 NCO1 Control Registers

R/W-0/0	U-0	R-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0
N1EN	—	N1OUT	N1POL	—	—	—	N1PFM
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	N1EN: NCO1 1 = NCO1 mc 0 = NCO1 mc	Enable bit dule is enable dule is disable	d d				
bit 6	Unimplemen	ted: Read as '	0'.				
bit 5	N1OUT: NCO Displays the c	1 Output bit current output v	value of the NC	CO1 module			
bit 4	bit 4 N1POL: NCO1 Polarity 1 = NCO1 output signal is inverted 0 = NCO1 output signal is not inverted						
bit 3-1	Unimplemen	ted: Read as '	0'.				
bit 0	N1PFM: NCO1 Output Divider mode 1 = NCO1 operates in Pulse Frequency mode 0 = NCO1 operates in Fixed Duty Cycle mode, divide by 2						

REGISTER 23-1: NCO1CON: NCO1 CONTROL REGISTER

R/W-0/	0 R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
	N1PWS<2:0>		_		_	N1CKS	S<1:0>
bit 7	111110-2.0						bit 0
							bit 0
Legend:							
R = Read	ahle hit	W = Writable I	ait	II = I Inimplem	pented hit read	1 as 'N'	
							ther Decete
	unchanged		own	-n/n = value a	ILPOR and BO	R/value at all c	iner Reseis
'1' = Bit is	set	'0' = Bit is clea	ared				
bit 7-5	N1PWS<2:0: 000 = NCO 001 = NCO 010 = NCO 011 = NCO 100 = NCO 101 = NCO 110 = NCO 111 = NCO	 NCO1 Output output is activ 	t Pulse Width e for 1 input cl e for 2 input cl e for 4 input cl e for 8 input cl e for 16 input e for 32 input e for 64 input e for 128 input	Select ^(1, 2) lock period lock periods lock periods clock periods clock periods clock periods t clock periods			
bit 4-2	Unimplemer	ited: Read as '0)'				
bit 1-0 N1CKS<1:0>: NCO1 Clock Source Select bits 00 = HFINTOSC (16 MHz) 01 = Fosc 10 = CLC1OUT 11 =Reserved							
Note 1:	N1PWS applies	only when opera	ating in Pulse I	Frequency mod	le.		
2:	2: If NCO1 pulse width is greater than NCO1 overflow period, the NCO1 output does not toggle.			e.			

REGISTER 23-2: NCO1CLK: NCO1 INPUT CLOCK CONTROL REGISTER

REGISTER 23-3: NCO1ACCL: NCO1 ACCUMULATOR REGISTER – LOW BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			NCO1A	\CC<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 NCO1ACC<7:0>: NCO1 Accumulator, low byte

28.5 Register Definitions: Timer2/4/6 Control

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
		TxOUT	PS<3:0>		TMRxON	TxCKP	'S<1:0>
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown -n/n = Value		at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
hit 7	Unimpleme	ntad: Read as '	n'				
bit 6-3			u tout Poetecale	ar Salact hits			
bit 0-5	1111 - 1.16	Postscaler	iput i Ostscale				
	1111 = 1.10 1110 = 1.15	Postscaler					
	1101 = 1:14	Postscaler					
	1100 = 1:13	Postscaler					
	1011 = 1:12	Postscaler					
	1010 = 1:11	Postscaler					
	1001 = 1:10	Postscaler					
	1000 = 1:9F	ostscaler					
	0110 - 1:7 E						
	0110 = 1.7	Postscaler					
	0100 = 1:5 F	Postscaler					
	0011 = 1:4 F	Postscaler					
	0010 = 1:3 F	Postscaler					
	0001 = 1:2 F	Postscaler					
	0000 = 1:1 F	Postscaler					
bit 2	TMRxON: T	mer2 On bit					
	1 = Timerx i	s on					
	0 = Timerx i	s off					
bit 1-0	TxCKPS<1:	0>: Timerx Cloc	k Prescale Se	elect bits			
	11 = Prescal	er is 64					
	10 = Prescal	er is 16					
	01 = Prescal	er is 4					
	00 = Prescal	er is 1					

REGISTER 28-1: TxCON⁽¹⁾: TIMERX CONTROL REGISTER

Note 1: 'x' refers to either '2,' 4' or '6' for the respective Timer2/4/6 registers.

30.5.2 SLAVE RECEPTION

When the R/\overline{W} bit of a matching received address byte is clear, the R/\overline{W} bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and acknowledged.

When the Overflow condition exists for a received address, then not Acknowledge is given. An Overflow condition is defined as either bit BF of the SSPxSTAT register is set, or bit SSPOV of the SSPxCON1 register is set. The BOEN bit of the SSPxCON3 register modifies this operation. For more information see Register 30-4.

An MSSP interrupt is generated for each transferred data byte. Flag bit, SSPxIF, must be cleared by software.

When the SEN bit of the SSPxCON2 register is set, SCL will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPxCON1 register.

30.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSPx module configured as an I^2C slave in 7-bit Addressing mode. Figure 30-14 and Figure 30-15 is used as a visual reference for this description.

This is a step-by-step process of what typically must be done to accomplish I^2C communication.

- 1. Start bit detected.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/\overline{W} bit clear is received.
- 4. The slave pulls SDA low sending an ACK to the master, and sets SSPxIF bit.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCL line.
- 8. The master clocks out a data byte.
- 9. Slave drives SDA low sending an ACK to the master, and sets SSPxIF bit.
- 10. Software clears SSPxIF.
- 11. Software reads the received byte from SSPxBUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the master.
- 13. Master sends Stop condition, setting P bit of SSPxSTAT, and the bus goes idle.

30.5.2.2 7-bit Reception with AHEN and DHEN

Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the eighth falling edge of SCL. These additional interrupts allow time for the slave software to decide whether it wants to ACK the receive address or data byte.

This list describes the steps that need to be taken by slave software to use these options for I^2C communication. Figure 30-16 displays a module using both address and data holding. Figure 30-17 includes the operation with the SEN bit of the SSPxCON2 register set.

- 1. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSPxIF is set and CKP cleared after the eighth falling edge of SCL.
- 3. Slave clears the SSPxIF.
- Slave can look at the ACKTIM bit of the SSPxCON3 register to determine if the SSPxIF was after or before the ACK.
- 5. Slave reads the address value from SSPxBUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- SSPxIF is set after an ACK, not after a NACK.
 If SEN = 1 the slave hardware will stretch the
- clock after the ACK.
- 10. Slave clears SSPxIF.

Note: SSPxIF is still set after the ninth falling edge of SCL even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSPIF not set

- 11. SSPxIF set and CKP cleared after eighth falling edge of SCL for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPxCON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSPxBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSPxSTAT register.

30.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSPx module configured as an I^2C slave in 10-bit Addressing mode.

Figure 30-20 is used as a visual reference for this description.

This is a step-by-step process of what must be done by slave software to accomplish I^2C communication.

- 1. Bus starts Idle.
- 2. Master sends Start condition; S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Master sends matching high address with R/\overline{W} bit clear; UA bit of the SSPxSTAT register is set.
- 4. Slave sends ACK and SSPxIF is set.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. Slave loads low address into SSPxADD, releasing SCL.
- 8. Master sends matching low address byte to the slave; UA bit is set.

Note: Updates to the SSPxADD register are not allowed until after the ACK sequence.

9. Slave sends ACK and SSPxIF is set.

Note: If the low address does not match, SSPxIF and UA are still set so that the slave software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.

- 10. Slave clears SSPxIF.
- 11. Slave reads the received matching address from SSPxBUF clearing BF.
- 12. Slave loads high address into SSPxADD.
- 13. Master clocks a data byte to the slave and clocks out the slaves ACK on the ninth SCL pulse; SSPxIF is set.
- 14. If SEN bit of SSPxCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPxIF.
- 16. Slave reads the received byte from SSPxBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCL.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.

30.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCL line is held low are the same. Figure 30-21 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 30-22 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.

31.3.5 RECEIVING A BREAK CHARACTER

The EUSART1 module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RC1STA register and the received data as indicated by RC1REG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- · RCIF bit is set
- · FERR bit is set
- RC1REG = 00h

The second method uses the Auto-Wake-up feature described in **Section 31.3.3** "**Auto-Wake-up on Break**". By enabling this feature, the EUSART1 will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUD1CON register before placing the EUSART1 in Sleep mode.





R-0/0	R-1/1	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0
ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	DR/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	ABDOVF: Au	to-Baud Detec	t Overflow bit				
	Asynchronou	<u>s mode</u> :					
	1 = Auto-bauto-b	d timer overfiov d timer did not	vea				
	Synchronous	mode:	overnow				
	Don't care						
bit 6	RCIDL: Rece	ive Idle Flag bi	t				
	Asynchronou	<u>s mode</u> :					
	1 = Receiver	is idle	ed and the rea	ceiver is receiv	vina		
	Synchronous	mode:			ving		
	Don't care						
bit 5	Unimplemen	ted: Read as '	0'				
bit 4	SCKP: Clock	/Transmit Pola	rity Select bit				
	<u>Asynchronou</u>	<u>s mode</u> :					
	1 = Idle state 0 = Idle state	for transmit (T. for transmit (T.	X) is a low lev X) is a high lev	el vel			
	<u>Synchronous</u>	<u>mode</u> :					
	1 = Idle state	for clock (CK)	is a high level				
h:# 0							
DIL 3	1 - 16 bit Pa	IL Baud Rale G	enerator bit				
	0 = 8-bit Bau	d Rate Genera	ator is used				
bit 2	Unimplemen	ted: Read as '	0'				
bit 1	WUE: Wake-	up Enable bit					
	Asynchronou	<u>s mode</u> :					
	1 = EUSART	will continue to	sample the F	Rx pin – interru	pt generated o	n falling edge; b	it cleared in
	hardware	on following ris	sing edge.				
	0 = RX pin no	ot monitored no	or rising edge of	detected			
	Unused in thi	<u>mode</u> . s mode – value	ianored				
bit 0	ABDEN [.] Auto	-Baud Detect	Enable bit				
5.00	Asynchronou	s mode:					
	1 = Enable b	aud rate meas	surement on t	the next chara	acter – requires	s reception of a	SYNCH field
	(55h);cle	ared in hardwa	ire upon comp	letion		-	
	0 = Baud rate	e measuremen	t disabled or o	completed			
	Unused in thi	s mode – value	eignored				

REGISTER 31-3: BAUD1CON: BAUD RATE CONTROL REGISTER

34.2 Instruction Descriptions

ADDFSR	Add Literal to FSRn
Syntax:	[label] ADDFSR FSRn, k
Operands:	$-32 \le k \le 31$ n \in [0, 1]
Operation:	$FSR(n) + k \rightarrow FSR(n)$
Status Affected:	None
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.
	FSRn is limited to the range 0000h-FFFFh. Moving beyond these bounds will cause the FSR to

ANDLW	AND literal with W			
Syntax:	[<i>label</i>] ANDLW k			
Operands:	$0 \leq k \leq 255$			
Operation:	(W) .AND. (k) \rightarrow (W)			
Status Affected:	Z			
Description:	The contents of W register are AND'ed with the 8-bit literal 'k'. The result is placed in the W register.			

ADDLW	Add literal and W		
Syntax:	[<i>label</i>] ADDLW k		
Operands:	$0 \le k \le 255$		
Operation:	$(W) + k \to (W)$		
Status Affected:	C, DC, Z		
Description:	The contents of the W register are added to the 8-bit literal 'k' and the result is placed in the W register.		

wrap-around.

ANDWF	AND W with f
Syntax:	[<i>label</i>] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ADDWF	Add W and f
Syntax:	[<i>label</i>] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ASRF	Arithmetic Right Shift
Syntax:	[<i>label</i>]ASRF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f<7>)→ dest<7> (f<7:1>) → dest<6:0>, (f<0>) → C,
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.



ADDWFC ADD W and CARRY bit to f	ADDWFC	ADD W and CARRY bit to f
---------------------------------	--------	--------------------------

Syntax:	[label] ADDWFC f {,d}
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(W) + (f) + (C) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Add W, the Carry flag and data mem- ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.

Standard Operating Conditions (unless otherwise stated)									
Param. No.	Sym.	Characteristic	Тур.	Units	Conditions				
TH01	AJA	Thermal Resistance Junction to Ambient	70.0	°C/W	14-pin PDIP package				
			95.3	°C/W	14-pin SOIC package				
			100.0	°C/W	14-pin TSSOP package				
			51.5	°C/W	16-pin UQFN 4x4mm package				
			62.2	°C/W	20-pin PDIP package				
			87.3	°C/W	20-pin SSOP package				
			77.7	°C/W	20-pin SOIC package				
			43.0	°C/W	20-pin UQFN 4x4mm package				
TH02	θJC	Thermal Resistance Junction to Case	32.75	°C/W	14-pin PDIR package				
			31.0	°C/W	14-pin SOIC package				
			24.4	°C/W	14-pin ISSOP package				
			5.4	°C/W	16-pm UQFN 4x4mm package				
			27.5	°C/W	20-pin PDIP package				
			31.1	ŶĊŇŲ	20-pin SSOP package				
			23.1	°C/W	20-pin SOIC package				
			5,8	°C/₩	20-pin UQFN 4x4mm package				
TH03	TJMAX	Maximum Junction Temperature	150	Ø					
TH04	PD	Power Dissipation	0.800	∕ ¥	PD = PINTERNAL + PI/O				
TH05	PINTERNAL	Internal Power Dissipation	X	V W	PINTERNAL = IDD x VDD ⁽¹⁾				
TH06	Pi/o	I/O Power Dissipation		V V	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$				
TH07	Pder	Derated Power		Ŵ	Pder = PDmax (Τj - Τa)/θja ⁽²⁾				

TABLE 35-6: THERMAL CHARACTERISTICS

Note 1: IDD is current to run the chip alone without driving any load on the output pins.
2: TA = Ambient Temperature, TJ = Junction Temperature

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	E		0.65 BSC		
Contact Pad Spacing	С		7.20		
Contact Pad Width (X20)	X1			0.45	
Contact Pad Length (X20)	Y1			1.75	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072B