



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	18
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 17x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f18345-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3.0 ENHANCED MID-RANGE CPU

This family of devices contains an enhanced mid-range 8-bit CPU core. The CPU has 48 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16-levels deep and has Overflow and Underflow Reset capability. Direct, Indirect, and Relative addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

#### Rev. 10-0000558 8/23/2016 15 Configuration Data Bus 15 8 Program Counter Flash MUX Program Memory 16-Level Stack RAM (15-bit) 14 Program 12 Program Memory RAM Addr Bus Read (PMR) Addr MUX Instruction Reg Indirect Direct Addr Addr 12 5 12 BSR Reg 15, FSR0 Reg 15 FSR1 Reg STATUS Reg 8 З MUX Power-up Instruction Timer Decode and Power-on Control Reset ALU Watchdog OSC1/CLKIN $\boxtimes$ Timer Brown-out OSC2/CLKOUT $\square$ Reset Timing W Reg Generation SOSCI SOSCO $\boxtimes$ 凶 $\boxtimes$ Vdd Vss Internal Oscillator Block

#### FIGURE 3-1: CORE DATA PATH BLOCK DIAGRAM

© 2015-2016 Microchip Technology Inc.

### 4.5.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0x29AF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks.

Unimplemented memory reads as 0x00. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.

FIGURE 4-10: LINEAR DATA MEMORY MAP



### 4.5.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire program Flash memory is mapped to the upper half of the FSR address space. When the MSB of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower eight bits of each memory location is accessible via INDF. Writing to the program Flash memory cannot be accomplished via the FSR/INDF interface. All instructions that access program Flash memory via the FSR/INDF interface will require one additional instruction cycle to complete.

FIGURE 4-11: PROGRAM FLASH MEMORY MAP



### 4.5.4 DATA EEPROM MEMORY

The EEPROM memory can be read or written through the NVMCON register interface (see **Section 11.2** "**Data EEPROM**"). However, to make access to the EEPROM easier, read-only access to the EEPROM contents are also available through indirect addressing via an FSR. When the MSP of the FSR (ex: FSRxH) is set to 0x70, the lower 8-bit address value (in FSRxL) determines the EEPROM location that may be read (via the INDF register).

In other words, the EEPROM address range 0x00-0xFF is mapped into the FSR address space between 0x7000 and 0x70FF. Writing to the EEPROM cannot be accomplished via the FSR/INDF interface. Reads from the EEPROM through the FSR/INDF interface will require one additional instruction cycle to complete.

# 6.0 RESETS

There are multiple ways to reset this device:

- Power-On Reset (POR)
- Brown-Out Reset (BOR)
- Low-Power Brown-Out Reset (LPBOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- Stack Underflow
- · Programming mode exit

To allow VDD to stabilize, an optional Power-up Timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the on-chip Reset circuit is shown in Figure 6-1.

#### FIGURE 6-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



#### 8.3 Interrupts During Sleep

All interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to **Section 9.0** "**Power-Saving Operation Modes**" for more details.

#### 8.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the PIE0 register. The INTEDG bit of the INTCON register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the PIR0 register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

#### 8.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

# 10.0 WATCHDOG TIMER (WDT)

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- Independent clock source
- Multiple operating modes
  - WDT is always on
  - WDT is off when in Sleep
  - WDT is controlled by software
  - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (nominal)
- Multiple WDT clearing conditions
- Operation during Sleep





-m/n = Value at POR and BOR/Value at all other Resets

## 10.6 Register Definitions: Watchdog Control

u = Bit is unchanged

'1' = Bit is set

#### REGISTER 10-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

x = Bit is unknown

'0' = Bit is cleared

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0		
—	_		WDTPS<4:0> <sup>(1)</sup>						
bit 7							bit 0		
Legend:									
R = Readable b	= Readable bit W = Writable bit U = Unimplemented bit, read as '0'								

bit 7-6	Unimplemented: Read as '0'								
bit 5-1	WDTPS<4:0>: Watchdog Timer Period Select bits <sup>(1)</sup>								
	Bit Value = Prescale Rate								
	11111 = Reserved. Results in minimum interval (1:32)								
	•								
	•								
	•								
	10011 = Reserved. Results in minimum interval (1:32)								
	10010 = 1:8388608 (2 <sup>23</sup> ) (Interval 256s nominal)								
	10001 = 1:4194304 (2 <sup>22</sup> ) (Interval 128s nominal)								
	10000 = 1:2097152 (2 <sup>21</sup> ) (Interval 64s nominal)								
	01111 = 1:1048576 ( $2^{20}$ ) (Interval 32s nominal)								
	$01110 = 1:524288 (2^{19})$ (Interval 16s nominal)								
	$01101 = 1:262144 (2^{16}) (Interval 8s nominal)$								
	01100 = 1:1310/2 (2'') (Interval 4s nominal)								
	01011 = 1.65536 (Interval 2s nominal) (Reset Value)								
	01001 = 1.32700 (interval is nonlinal) 01001 = 1.16384 (interval 512 ms nominal)								
	01001 = 1.8192 (Interval 256 ms nominal)								
	0.0111 = 1.4096 (Interval 128 ms nominal)								
	0.0110 = 1.2048 (Interval 64 ms nominal)								
	00101 = 1:1024 (Interval 32 ms nominal)								
	00100 = 1:512 (Interval 16 ms nominal)								
	00011 = 1:256 (Interval 8 ms nominal)								
	00010 = 1:128 (Interval 4 ms nominal)								
	00001 = 1:64 (Interval 2 ms nominal)								
	00000 = 1:32 (Interval 1 ms nominal)								
bit 0	SWDTEN: Software Enable/Disable for Watchdog Timer bit								
	If WDTE<1:0> = 1x:								
	This bit is ignored.								
	$\frac{ \text{fWDTE}<1:0>=01:}{1}$								
	1 = WDT is turned on								
	0 = WDT is turned off								



#### 12.2 PORTA Registers

#### 12.2.1 DATA REGISTER

PORTA is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 12-2). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). The exception is RA3, which is input-only and its TRIS bit will always read as '1'. Example 12-1 shows how to initialize PORTA.

Reading the PORTA register (Register 12-1) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATA).

The PORT data latch LATA (Register 12-3) holds the output port data, and contains the latest value of a LATA or PORTA write.

#### EXAMPLE 12-1: INITIALIZING PORTA

<pre>; This code example illustrates ; initializing the PORTA register. The ; other ports are initialized in the same ; manner.</pre>								
BANKSEL	PORTA	;						
CLRF PORTA ;Clear PORTA								
BANKSEL	;Data Latch							
CLRF	CLRF LATA ;							
BANKSEL ANSELA ;								
CLRF ANSELA ;digital I/O								
BANKSEL TRISA ;								
MOVLW B'00111000' ;Set RA<5:3> as input								
MOVWF	TRISA	;and set RA<2:0> as						
	;outputs							

### 12.2.2 DIRECTION CONTROL

The TRISA register (Register 12-2) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

#### 12.2.3 OPEN-DRAIN CONTROL

The ODCONA register (Register 12-6) controls the open-drain feature of the port. Open-drain operation is independently selected for each pin. When an ODCONA bit is set, the corresponding port output becomes an open-drain driver capable of sinking current only. When an ODCONA bit is cleared, the corresponding port output pin is the standard push-pull drive capable of sourcing and sinking current.

Note:	It is not necessary to set open-drain control when using the pin for I <sup>2</sup> C; the I <sup>2</sup> C
	module controls the pin and makes the pin open-drain.

#### 12.2.4 SLEW RATE CONTROL

The SLRCONA register (Register 12-7) controls the slew rate option for each port pin. Slew rate control is independently selectable for each port pin. When an SLRCONA bit is set, the corresponding port pin drive is slew rate limited. When an SLRCONA bit is cleared, The corresponding port pin drive slews at the maximum rate available.

#### 12.2.5 INPUT THRESHOLD CONTROL

The INLVLA register (Register 12-8) controls the input voltage threshold for each of the available PORTA input pins. A selection between the Schmitt Trigger CMOS or the TTL Compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTA register and also the level at which an interrupt-on-change occurs, if that feature is enabled. See Table 35-4 for more information on threshold levels.

Note:	Changing the input threshold selection should be performed while all peripher								
	modules are disabled. Changing the								
	threshold level during the time a module is								
	active may inadvertently generate a								
	transition associated with an input pin,								
	regardless of the actual voltage level on								
	that pin.								

U-0	U-0	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u		
_	—	LATA5	LATA4		LATA2	LATA1	LATA0		
bit 7							bit 0		
Legend:									
R = Readable	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'					
u = Bit is uncha	u = Bit is unchanged x = Bit is unknown		nown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7-6	Unimplemen	ted: Read as '	כי						
bit 5-4	<b>LATA&lt;5:4&gt;</b> : F	RA<5:4> Outpu	t Latch Value	bits <sup>(1)</sup>					
bit 3	Unimplemented: Read as '0'								
bit 2-0	LATA<2:0>: RA<2:0> Output Latch Value bits <sup>(1)</sup>								

#### REGISTER 12-3: LATA: PORTA DATA LATCH REGISTER

Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return Note 1: of actual I/O pin values.

REGISTER I	Z-4. ANGL	LA. FUNIA	ANALUG SL				
U-0	U-0	R/W-1/1	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1
—	—	ANSA5	ANSA4	—	ANSA2	ANSA1	ANSA0
bit 7							bit 0

REGISTER 12-4:	ANSELA: PORTA	ANALOG SEL	ECT REGISTER

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5-4	<ul> <li>ANSA&lt;5:4&gt;: Analog Select between Analog or Digital Function on pins RA&lt;5:4&gt;, respectively</li> <li>1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.</li> <li>0 = Digital I/O. Pin is assigned to port or digital special function.</li> </ul>
bit 3	Unimplemented: Read as '0'
bit 2-0	<ul> <li>ANSA&lt;2:0&gt;: Analog Select between Analog or Digital Function on pins RA&lt;2:0&gt;, respectively</li> <li>1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.</li> <li>0 = Digital I/O. Pin is assigned to port or digital special function.</li> </ul>

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—	CLC4MD	CLC3MD	CLC2MD	CLC1MD	DSMMD
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
u = Bit is unc	hanged	x = Bit is unkn	iown	-n/n = Value a	t POR and BO	R/Value at all c	ther Resets
'1' = Bit is set	t	'0' = Bit is clea	ared	q = Value dep	ends on condit	ion	
<b>-</b>							
bit 7-5	Unimplemen	ted: Read as 'd	)'				
bit 4	CLC4MD: Dis	able CLC4 bit					
	1 = CLC4 mc	dule disabled					
	0 = CLC4 mc	dule enabled					
bit 3	CLC3MD: Dis	sable CLC3 bit					
	1 = CLC3 mc						
hit 2							
	1 = CLC2 mc	dule disabled					
	0 = CLC2 mc	dule enabled					
bit 1	CLC1MD: Dis	able CLC1 bit					
	1 = CLC1 mc	dule disabled					
	0 = CLC1 mc	dule enabled					
bit 0	DSMMD: Disa	able Data Signa	al Modulator bi	t			
	1 = DSM mod	dule disabled					
	0 = DSM mo	dule enabled					

#### REGISTER 14-6: PMD5: PMD CONTROL REGISTER 5

### 17.0 TEMPERATURE INDICATOR MODULE

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The circuit's range of operating temperature falls between -40°C and +85°C. The output is a voltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately. Reference Application Note AN2092, *"Using the Temperature Indicator Module"* (DS0002092) for more details regarding the calibration process.

### 17.1 Circuit Operation

Figure 17-1 shows a simplified block diagram of the temperature circuit. The proportional voltage output is achieved by measuring the forward voltage drop across multiple silicon junctions.

Equation 17-1 describes the output characteristics of the temperature indicator.

### EQUATION 17-1: VOUT RANGES

High Range: VOUT = VDD - 4VT

Low Range: VOUT = VDD - 2VT

The temperature sense circuit is integrated with the Fixed Voltage Reference (FVR) module. See **Section 16.0 "Fixed Voltage Reference (FVR)"** for more information.

The circuit is enabled by setting the TSEN bit of the FVRCON register. When disabled, the circuit draws no current.

The circuit operates in either high or low range. The high range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range. This range requires a higher bias voltage to operate and thus, a higher VDD is needed.

The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower VDD voltage is needed to operate the circuit. The low range is provided for low voltage operation.

#### FIGURE 17-1: TEMPERATURE CIRCUIT DIAGRAM



### 17.2 Minimum Operating VDD

When the temperature circuit is operated in low range, the device may be operated at any operating voltage that is within specifications.

When the temperature circuit is operated in high range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 17-1 shows the recommended minimum  $\mathsf{V}\mathsf{D}\mathsf{D}$  vs. range setting.

#### TABLE 17-1: RECOMMENDED VDD VS. RANGE

Min. VDD, TSRNG = 1	Min. VDD, TSRNG = 0
3.6V	1.8V

### 17.3 Temperature Output

The output of the circuit is measured using the internal Analog-to-Digital Converter. A channel is provided for the temperature circuit output. Refer to **Section 22.0** "**Analog-to-Digital Converter (ADC) Module**" for detailed information.



#### FIGURE 27-5: TIMER1 GATE SINGLE-PULSE MODE



REGISTER 29-3: COPRIL REGISTER: COPI REGISTER LOW BITE	REGISTER 29-3:	CCPRxL REGISTER: CCPx REGISTER LOW BYTE
--	----------------	---

R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x		
			CCPR	xL<7:0>					
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
u = Bit is unchanged		x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all othe					
'1' = Bit is set		'0' = Bit is cle	ared						
bit 7-0	CCPxMODE	E = Capture mod	le						
	CCPRx	L<7:0>: Capture	ed value of TM	MR1/3/5L					
	CCPxMODE	E = Compare mo	ode						
	CCPRx	L<7:0>: LS Byte	e compared to	5 TMR1/3/5L					
	CCPxMODE	E = PWM modes	when CCPxF	- <b>MT =</b> 0					
	CCPRxL<7:0>: CCPW<7:0> - Pulse-width Least Significant eight bits								
	CCPxMODE	E = PWM modes	when CCPxF	-MT = 1					
	CCPRx	L<7:6>: CCPW	<1:0> – Pulse	-width Least Sig	gnificant two bi	ts			
	CCPRxL<5:0>: Not used.								

#### REGISTER 29-4: CCPRxH REGISTER: CCPx REGISTER HIGH BYTE

R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
			CCPR>	(H<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimpler	nented bit, read	d as '0'		
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BC	R/Value at all o	other Reset
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0	CCPxMODE = Capture mode
	CCPRxH<7:0>: Captured value of TMR1/3/5H
	CCPxMODE = Compare mode
	CCPRxH<7:0>: MS Byte compared to TMR1/3/5H
	CCPxMODE = PWM modes when CCPxFMT = 0
	CCPRxH<7:2>: Not used
	CCPRxH<1:0>: CCPW<9:8> – Pulse-width Most Significant two bits
	CCPxMODE = PWM modes when CCPxFMT = 1
	CCPRxH<7:0>: CCPW<9:2> – Pulse-width Most Significant eight bits

On the last byte of data communicated, the master device may end the transmission by sending a Stop bit. If the master device is in Receive mode, it sends a NACK in place of the last ACK bit. A Stop bit is indicated by a low-to-high transition of the SDA line while the SCL line is held high.

In some cases, the master may want to maintain control of the bus and re-initiate another transmission. If so, the master device may send a Restart condition in place of the Stop bit or last ACK bit when it is in Receive mode.

The I<sup>2</sup>C bus specifies three message protocols;

- Single message where a master writes data to a slave.
- Single message where a master reads data from a slave.
- Combined message where a master initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more slaves.

#### 30.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of clock stretching. An addressed slave device may hold the SCL clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCL line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCL connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

#### 30.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two master devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDA data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels do not match, loses arbitration, and must stop transmitting on the SDA line.

For example, if one transmitter holds the SDA line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDA line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDA line. If this transmitter is also a master device, it also must stop driving the SCL line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDA line continues with its original transmission.

Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but this is less common.



## I<sup>2</sup>C MASTER MODE WAVEFORM (RECEPTION, 7-BIT ADDRESS)

Inc

		SYNC = 0, BRGH = 1, BRG16 = 0										
BAUD	Fosc = 32.000 MHz		0 MHz	Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	—	_		—	_	—		_	—		—	_
1200	—	—	_	—	—	—	—	—	—	—	—	—
2400	—	—	_	—	—	—	—	—	—	—	_	_
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35
57.6k	57.14k	-0.79	34	56.82k	-1.36	21	57.60k	0.00	19	57.60k	0.00	11
115.2k	117.64k	2.12	16	113.64k	-1.36	10	115.2k	0.00	9	115.2k	0.00	5

### TABLE 31-4: BAUD RATE FOR ASYNCHRONOUS MODES (CONTINUED)

		SYNC = 0, BRGH = 1, BRG16 = 0										
BAUD	Fosc = 8.000 MHz		0 MHz	Fosc = 4.000 MHz			Foso	= 3.686	4 MHz	Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_		_	_		_	_	_	300	0.16	207
1200		—	—	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	_	_
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	—	_	_
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	—	_	—
115.2k	—	_	_	—	_	_	115.2k	0.00	1	_	_	_

		SYNC = 0, BRGH = 0, BRG16 = 1										
BAUD	Fosc = 32.000 MHz		Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz			
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	6666	300.0	-0.01	4166	300.0	0.00	3839	300.0	0.00	2303
1200	1200	-0.02	3332	1200	-0.03	1041	1200	0.00	959	1200	0.00	575
2400	2401	-0.04	832	2399	-0.03	520	2400	0.00	479	2400	0.00	287
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35
57.6k	57.14k	-0.79	34	56.818	-1.36	21	57.60k	0.00	19	57.60k	0.00	11
115.2k	117.6k	2.12	16	113.636	-1.36	10	115.2k	0.00	9	115.2k	0.00	5

R/W-0/0	U-0	U-0	R/W-1/1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
CLKREN	_	—	CLKR	DC<1:0>		CLKRDIV<2:0>	>		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
u = Bit is unchanged		x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all o	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7	CLKREN: Re	ference Clock	Module Enabl	e bit					
	1 = Referen	ce clock modu	le enabled						
	0 = Reference clock module is disabled								
bit 6-5	Unimplemen	ted: Read as '	0'.						
bit 4-3	CLKRDC<1:0	<b>)&gt;:</b> Reference	Clock Duty Cy	cle bits <sup>(1)</sup>					
	11 = Clock ou	utputs duty cyc	e of 75%						
	10 = Clock ou	utputs duty cyc	e of 50%						
	01 = Clock ou	utputs duty cyc	e of 25%						
	00 = Clock ou	utputs duty cyc	e of 0%						
bit 2-0	CLKRDIV<2:	0>: Reference	Clock Divider	bits					
	111 = Fosc d	livided by 128							
	110 = Fosc d	livided by 64							
	101 = FOSC divided by 32								
	100 - FOSC divided by 8								
	011 = FOSC d 010 = FOSC d	livided by 8							
	001 = Fosc d	livided by 2							
	000 = Fosc								

#### **REGISTER 32-1: CLKRCON: REFERENCE CLOCK CONTROL REGISTER**

Note 1: Bits are valid for Reference Clock divider values of two or larger, the base clock cannot be further divided.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
TRISA	—	—	TRISA5	TRISA4	(2)	TRISA2	TRISA1	TRISA0	143
TRISB <sup>(1)</sup>	TRISB7	TRISB6	TRISB5	TRISB4	-	—	-	—	149
TRISC	TRISC7 <sup>(1)</sup>	TRISC6 <sup>(1)</sup>	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	156
CLKRCON	CLKREN	—	—	CLKRE	)C<1:0>		CLKRDIV<2:0>		
CLCxSELy	—	_	LCxDyS<5:0>					229	
MDCARH	_	MDCHPOL	MDCHSYNC — MDCH<3:0>		273				
MDCARL	—	MDCLPOL	MDCLSYNC	_	MDCL<3:0>				274

#### TABLE 32-1: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK REFERENCE OUTPUT

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the CLKR module.

**Note 1:** PIC16(L)F18345 only.

2: Unimplemented, read as '1'.

 $0 \leq f \leq 127$ 

 $0 \rightarrow \text{dest} < 7 >$ (f<7:1>)  $\rightarrow \text{dest} < 6:0 >$ ,

 $(f<0>) \rightarrow C,$ 

0-

The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.

register f

С

C, Z

 $d \in [0,1]$ 

Operands:

Operation:

Status Affected:

Description:

LSLF	Logical Left Shift	MOVF	Move f				
Syntax:	[ <i>label</i> ]LSLF f{,d}	Syntax:	[ <i>label</i> ] MOVF f,d				
Operands:	$0 \le f \le 127$ d $\in [0,1]$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$				
Operation:	$(f < 7 >) \rightarrow C$	Operation:	$(f) \rightarrow (dest)$				
	$(f < 6:0 >) \rightarrow dest < 7:1 >$	Status Affected:	Z				
Status Affected:	C, Z	Description:	The contents of register f is moved to a destination dependent upon the				
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.		status of d. If $d = 0$ , destination is W register. If $d = 1$ , the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.				
	C	Words:	1				
		Cycles:	1				
		Example:	MOVF FSR, 0				
LSRF	Logical Right Shift		After Instruction W = value in FSR register				
Syntax:	[ <i>label</i> ]LSRF f{,d}		Z = 1				

MOVIW	Move INDFn to W
Syntax:	[ <i>label</i> ] MOVIW ++FSRn [ <i>label</i> ] MOVIWFSRn [ <i>label</i> ] MOVIW FSRn++ [ <i>label</i> ] MOVIW FSRn [ <i>label</i> ] MOVIW k[FSRn]
Operands:	$n \in [0,1]$ $mm \in [00,01, 10, 11]$ $-32 \le k \le 31$
Operation:	$\begin{split} &\text{INDFn} \rightarrow \text{W} \\ &\text{Effective address is determined by} \\ &\text{FSR + 1 (preincrement)} \\ &\text{FSR - 1 (predecrement)} \\ &\text{FSR + k (relative offset)} \\ &\text{After the Move, the FSR value will be either:} \\ &\text{FSR + 1 (all increments)} \\ &\text{FSR - 1 (all decrements)} \\ &\text{Unchanged} \end{split}$
Status Affected:	Z

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

**Note:** The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

Syntax:	[ <i>label</i> ] MOVLB k		
Operands:	$0 \le k \le 31$		
Operation:	$k \rightarrow BSR$		
Status Affected:	None		
Description:	The 5-bit literal 'k' is loaded into the Bank Select Register (BSR).		

MOVLP	Move literal to PCLATH				
Syntax:	[ <i>label</i> ] MOVLP k				
Operands:	$0 \leq k \leq 127$				
Operation:	$k \rightarrow PCLATH$				
Status Affected:	None				
Description:	The 7-bit literal 'k' is loaded into the PCLATH register.				
MOVLW	Move literal to W				
Syntax:	[ <i>label</i> ] MOVLW k				
Operands:	$0 \leq k \leq 255$				
Operation:	$k \rightarrow (W)$				
Status Affected:	None				
Description:	The 8-bit literal 'k' is loaded into W reg- ister. The "don't cares" will assemble as '0's.				
Words:	1				
Cycles:	1				
Example:	MOVLW 0x5A				
	After Instruction W = 0x5A				
MOVWF	Move W to f				
Syntax:	[ <i>label</i> ] MOVWF f				
Operands:	$0 \le f \le 127$				
Operation:	$(W) \rightarrow (f)$				
Status Affected:	None				
Description:	Move data from W register to register 'f'.				
Words:	1				
Cycles:	1				
Example:	MOVWF OPTION_REG				
	Before Instruction OPTION_REG = 0xFF W = 0x4F				
	After Instruction OPTION_REG = 0x4F W = 0x4F				

# TABLE 35-11:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER,<br/>BROWN-OUT RESET AND LOW POWER BROWN-OUT RESET SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated)								
Param. No.	Sym.	Characteristic	Min.	Тур.†	Max.	Units	Conditions	
RST01	TMCLR	MCLR Pulse Width Low to ensure Reset	2	—	—	μS	$\wedge$	
RST02	Tioz	I/O high-impedance from Reset detection		—	2	μS		
RST03	Twdt	Watchdog Timer Time-out Period	10	16	27	ms	16 ms Nominal Reset Time	
RST04*	TPWRT	Power-up Timer Period	40	65	140	ms		
RST05	Tost	Oscillator Start-up Timer Period <sup>(1,2)</sup>		1024	—	Tosc	(Note3)	
RST06	VBOR	Brown-out Reset Voltage <sup>(4)</sup>	2.55	2.70	2.85	V	BORV = 0	
			2.30	2.45	2.60	V	BORV = 1 (PIC16F18325/18345)	
			1.80	1.90	2.10	V <	BOR∀ = 1 (PIC16L/F18325/18345)	
RST07	VBORHYS	Brown-out Reset Hysteresis	0	25	75	mV \	$\langle \nabla_{\alpha} \rangle$	
RST08	TBORDC	Brown-out Reset Response Time	1	3	35	μs		
RST09	VLPBOR	Low-Power Brown-out Reset Voltage	1.8	2.1	2.5	×	PIC161/F18325/18345	

\* These parameters are characterized but not tested.

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- **Note 1:** Instruction cycle period (Tcy) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC\* pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
  - 2: By design.
  - **3:** Period of the slower clock.
  - 4: To ensure these voltage tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

### 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



TOP VIEW







Microchip Technology Drawing No. C04-065C Sheet 1 of 2