
Microchip Technology - PIC16LF18325-E/P Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	14-DIP (0.300", 7.62mm)
Supplier Device Package	14-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18325-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Allocation Tables

TABLE 1: 14/16-PIN ALLOCATION TABLE (PIC16(L)F18325)

							<u> </u>	-(-)	,										
I/O ⁽²⁾	14-Pin PDIP/SOIC/TSSOP	16-Pin UQFN	ADC	Reference	Comparator	NCO	DAC	WSQ	Timers	CCP	MMd	CWG	MSSP	EUSART	CLC	CLKR	Interrupt	dn-Iluq	Basic
RA0	13	12	ANA0	_	C1IN0+		DAC1OUT	—	—	—		—	SS2 ⁽¹⁾		—	—	IOC	Y	ICDDAT/ ICSPDAT
RA1	12	11	ANA1	VREF+	C1IN0- C2IN0-		DAC1REF+	_	_	_		_	_		_	_	IOC	Y	ICDCLK/ ICSPCLK
RA2	11	10	ANA2	VREF-	-	-	DAC1REF-	_	T0CKI ⁽¹⁾	CCP3 ⁽¹⁾	_	CWG1IN ⁽¹⁾ CWG2IN ⁽¹⁾	_	-	—	_	INT ⁽¹⁾ IOC	Y	-
RA3	4	3	_	_	—	_	_	_	—	—	_	—	—	-	_	—	IOC	Y	MCLR VPP
RA4	3	2	ANA4	_	_	-	_	_	T1G ⁽¹⁾ SOSCO	—	_	_	—		_	_	IOC	Y	CLKOUT OSC2
RA5	2	1	ANA5	_	_	_	_	_	T1CKI ⁽¹⁾ SOSCIN SOSCI	_	_	_	_	_	CLCIN3 ⁽¹⁾	—	IOC	Y	CLKIN OSC1
RC0	10	9	ANC0	_	C2IN0+	—	_	—	T5CKI ⁽¹⁾	—	—	—	SCK1 ⁽¹⁾ SCL1 ^(1,3,4)	_	—	—	IOC	Y	-
RC1	9	8	ANC1	Ι	C1IN1- C2IN1-	_	_	—	—	CCP4 ⁽¹⁾	—	_	SDI1 ⁽¹⁾ SDA1 ^(1,3,4)	_	CLCIN2 ⁽¹⁾	—	IOC	Y	-
RC2	8	7	ANC2	_	C1IN2- C2IN2-	_	_	MDCIN1 ⁽¹⁾	—	-	—	_	_	_	—	—	IOC	Y	-
RC3	7	6	ANC3	_	C1IN3- C2IN3-	_	_	MDMIN ⁽¹⁾	T5G ⁽¹⁾	CCP2 ⁽¹⁾	_	_	SS1 ⁽¹⁾		CLCIN0 ⁽¹⁾	—	IOC	Y	—
RC4	6	5	ANC4	_	_	_	—	_	T3G ⁽¹⁾	_	_	_	SCK2 ⁽¹⁾ SCL2 ^(1,3,4)	-	CLCIN1 ⁽¹⁾	—	IOC	Y	—
RC5	5	4	ANC5	_	—		—	MDCIN2 ⁽¹⁾	T3CKI ⁽¹⁾	CCP1 ⁽¹⁾		—	SDI2 ⁽¹⁾ SDA2 ^(1,3,4)	RX ⁽¹⁾	—	—	IOC	Y	—
Vdd	1	16	_	_	_	-	_	_	_	_	-	_	_		_	_	_	_	Vdd
Vss	14	13	_	_	_	_	—	_	—	_		_	_	-	_	_	_	_	Vss

Default peripheral input. Input can be moved to any other pin with the PPS input selection registers.

2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers.

3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.

4: These pins are configured for I²C logic levels; clock and data signals may be assigned to any of these pins. Assignments to the other pins (e.g., RA5) will operate, but logic levels will be standard TTL/ ST as selected by the INLVL register.

Note

1:

TABLE 4-4:	SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)
------------	--

OI E							-)				
Name	PIC16(L)F18325 PIC16(L)F18345	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
CPU CORE REGISTERS; see Table 4-2 for specifics											
ODCONA		_	_	ODCA5	ODCA4	—	ODCA2	ODCA1	ODCA0	00 -000	00 -000
ODCONB	X —				Unimple	mented	•		•		_
	— X	ODCB7	ODCB6	ODCB5	ODCB4	_	_	_	—	0000	0000
ODCONC	X —	—	_	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0	00 0000	00 0000
	— X	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0	0000 0000	0000 0000
—	—		Unimplemented							—	—
—	—				Unimple	emented				—	_
CCPR1L					CCPR ²	1<7:0>				xxxx xxxx	xxxx xxxx
CCPR1H					CCPR1	<15:8>				xxxx xxxx	xxxx xxxx
CCP1CON		CCP1EN		CCP10UT	CCP1FMT		CCP1MC	DE<3:0>		0-x0 0000	0-x0 0000
CCP1CAP		—			—		CCP1C	TS<3:0>		0000	xxxx
CCPR2L					CCPR	2<7:0>				xxxx xxxx	xxxx xxxx
CCPR2H					CCPR2	<15:8>				xxxx xxxx	xxxx xxxx
CCP2CON		CCP2EN	_	CCP2OUT	CCP2FMT		CCP2MC	DE<3:0>		0-x0 0000	0-x0 0000
CCP2CAP		—	—		_		CCP2C	TS<3:0>		0000	xxxx
—	—				Unimple	emented				—	-
_					Unimple	emented				—	_
—	—				Unimple	emented				_	
—	—				Unimple	emented				—	_
—	—				Unimple	emented				—	_
—	—				Unimple	emented				_	_
CCPTMRS		C4TSEL	<1:0>	C3TSE	EL<1:0>	C2TSE	L<1:0>	C1TSE	EL<1:0>	0101 0101	0101 0101
	Name ODCONA ODCONB ODCONC CCPR1L CCPR1H CCP1CON CCP1CAP CCPR2L CCPR2L CCPR2L CCP2CAP	Name S S ODCONA	NameSolution Solution Solution Solution Solution Solution Solution Solution Solution Solution Solution Solution Solution 	NameSS SS SS SS SS SS SS SS SS SS SS SS Bit 7Bit 6ODCONA———ODCONBX ———MarketX——ODCONCX ———MarketXODCB7ODCB6ODCONCX ———MarketXODCC7ODCC6Market———MarketMarket——CCPR1L———CCP1CON—CCP1EN—CCP1CAP———CCP2CAP———CCP2CAP———Market———Market———MarketMarket——MarketMarket——MarketMarketMarket—MarketMarketMarket—MarketMarketMarket—MarketMarketMarket—MarketMarketMarket—MarketMarketMarket—Market <td< td=""><td>Name Store Lago Bit 7 Bit 6 Bit 5 ODCONA — — — ODCORE CPU CORE RI ODCONA — — — ODCORE CPU CORE RI ODCONA — — — ODCORE X — — — MODCB7 ODCB6 ODCB5 ODCC5 ODCONC X — — — ODCC6 ODCC5 — — — — — ODCC6 ODCC5 — — — — — — ODCC5 — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — —</td><td>Name So to to</td><td>Name Solution Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 CPU CORE REGISTERS; see Table 4-2 for spector ODCONA - - ODCAS ODCA4 - ODCONC X - - ODCC5 ODCC4 ODCC3 ODCONC X - - ODCC5 ODCC4 ODCC3 - - - ODCC6 ODCC5 ODCC4 ODCC3 - - - Unimplemented CCPR1 CCPR1 CCPR1 - - - - - - - CCP1CAP - - CCPR2 CCPR2 CCPR2 CCPR2 CCPR2H - - - - - - - - - - - - - - - - - - - - CCP1CAP -</td><td>Name Str. J. S</td><td>Name Str. J. Str. J. Str. J. Str. J. Str. Str. J. Str.</td><td>Name Image of the second second</td><td>Name Signature Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on: POR, BOR CPU CORE REGISTERS; see Table 4-2 for specifics CPU CORE REGISTERS; see Table 4-2 for specifics ODCONA — — — ODCA4 — ODCA2 ODCA1 ODCA0 00</td></td<>	Name Store Lago Bit 7 Bit 6 Bit 5 ODCONA — — — ODCORE CPU CORE RI ODCONA — — — ODCORE CPU CORE RI ODCONA — — — ODCORE X — — — MODCB7 ODCB6 ODCB5 ODCC5 ODCONC X — — — ODCC6 ODCC5 — — — — — ODCC6 ODCC5 — — — — — — ODCC5 — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — —	Name So to	Name Solution Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 CPU CORE REGISTERS; see Table 4-2 for spector ODCONA - - ODCAS ODCA4 - ODCONC X - - ODCC5 ODCC4 ODCC3 ODCONC X - - ODCC5 ODCC4 ODCC3 - - - ODCC6 ODCC5 ODCC4 ODCC3 - - - Unimplemented CCPR1 CCPR1 CCPR1 - - - - - - - CCP1CAP - - CCPR2 CCPR2 CCPR2 CCPR2 CCPR2H - - - - - - - - - - - - - - - - - - - - CCP1CAP -	Name Str. J. S	Name Str. J. Str. J. Str. J. Str. J. Str. Str. J. Str.	Name Image of the second	Name Signature Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on: POR, BOR CPU CORE REGISTERS; see Table 4-2 for specifics CPU CORE REGISTERS; see Table 4-2 for specifics ODCONA — — — ODCA4 — ODCA2 ODCA1 ODCA0 00

x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Only on PIC16F18325/18345. Legend:

Note 1:

Register accessible from both User and ICD Debugger. 2:

10.1 Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator. Time intervals in this chapter are based on a nominal interval of 1 ms. See Table 35-8 for the LFINTOSC specification.

10.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Words. See Table 10-1.

10.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Words are set to '11', the WDT is always on.

WDT protection is active during Sleep.

10.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Words are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

10.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Words are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 10-1 for more details.

10.2.4 WDT IS ALWAYS OFF

When the WDTE bits are set to '00', the WDT is disabled, and the SWDTEN bit of the WDTCON is ignored.

WDTE<1:0>	SWDTEN	Device Mode	WDT Mode
11	Х	Х	Active
1.0	х	Awake	Active
10	^	Sleep	Disabled
0.1	1	×	Active
01	0	Х	Disabled
00	х	Х	Disabled

TABLE 10-1: WDT OPERATING MODES

10.3 Time-out Period

The WDTPS<4:0> bits of the WDTCON register set the time-out period from 1 ms to 256 seconds (nominal). After a Reset, the default time-out period is two seconds.

10.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- Any Reset
- CLRWDT instruction is executed
- · Device enters Sleep
- · Device wakes up from Sleep due to an interrupt
- Oscillator fail
- · WDT is disabled
- · Oscillator Start-up Timer (OST) is running

See Table 10-2 for more information.

10.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting.

When the device exits Sleep, the WDT is cleared again. The WDT remains clear until the OST, if enabled, completes. See **Section 7.0** "Oscillator **Module**" for more information on the OST.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The TO and PD bits in the STATUS register are changed to indicate the event. See STATUS Register (Register 4-1) for more information.

TABLE 10-2: WDT CLEARING CONDITIONS

Conditions	WDT
WDTE = 00	Cleared and Disabled
WDTE = 01 and SWDTEN = 0	
Exit Sleep due to a Reset + System Clock = XT, HS, LP	Cleared until the end of OST
Exit Sleep due to a Reset + System Clock = HFINTOSC, LFINTOSC, EC, SOSC	Cleared until the end of OST
Exit Sleep due to an interrupt	
Enter Sleep	
CLRWDT Command	Cleared
Oscillator Failure (see Section 7.4 "Fail-Safe Clock Monitor")	
System Reset	
Any clock switch or divider change (see Section 7.3 "Clock Switching")	Unaffected

11.4.5 NVMREG WRITE TO PROGRAM FLASH MEMORY

Program memory is programmed using the following steps:

- 1. Load the address of the row to be programmed into NVMADRH:NVMADRL.
- 2. Load each write latch with data.
- 3. Initiate a programming operation.
- 4. Repeat steps 1 through 3 until all data is written.

Before writing to program memory, the word(s) to be written must be erased or previously unwritten. Program memory can only be erased one row at a time. No automatic erase occurs upon the initiation of the write.

Program memory can be written one or more words at a time. The maximum number of words written at one time is equal to the number of write latches. See Figure 11-4 (row writes to program memory with 32 write latches) for more details.

The write latches are aligned to the Flash row address boundary defined by the upper ten bits of NVMADRH:NVMADRL, (NVMADRH<6:0>:NVMADRL<7:5>) with the lower five bits of NVMADRL, (NVMADRL<4:0>) determining the write latch being loaded. Write operations do not cross these boundaries. At the completion of a program memory write operation, the data in the write latches is reset to contain 0x3FFF.

The following steps should be completed to load the write latches and program a row of program memory. These steps are divided into two parts. First, each write latch is loaded with data from the NVMDATH:NVMDATL using the unlock sequence with LWLO = 1. When the last word to be loaded into the write latch is ready, the LWLO bit is cleared and the unlock sequence executed. This initiates the programming operation, writing all the latches into Flash program memory.

Note: The special unlock sequence is required to load a write latch with data or initiate a Flash programming operation. If the unlock sequence is interrupted, writing to the latches or program memory will not be initiated.

- 1. Set the WREN bit of the NVMCON1 register.
- 2. Clear the NVMREGS bit of the NVMCON1 register.
- Set the LWLO bit of the NVMCON1 register. When the LWLO bit of the NVMCON1 register is '1', the write sequence will only load the write latches and will not initiate the write to Flash program memory.
- 4. Load the NVMADRH:NVMADRL register pair with the address of the location to be written.
- 5. Load the NVMDATH:NVMDATL register pair with the program memory data to be written.
- Execute the unlock sequence (Section 11.4.2 "NVM Unlock Sequence"). The write latch is now loaded.
- 7. Increment the NVMADRH:NVMADRL register pair to point to the next location.
- 8. Repeat steps 5 through 7 until all but the last write latch has been loaded.
- Clear the LWLO bit of the NVMCON1 register. When the LWLO bit of the NVMCON1 register is '0', the write sequence will initiate the write to Flash program memory.
- 10. Load the NVMDATH:NVMDATL register pair with the program memory data to be written.
- 11. Execute the unlock sequence (Section 11.4.2 "NVM Unlock Sequence"). The entire program memory latch content is now written to Flash program memory.
- Note: The program memory write latches are reset to the blank state (0x3FFF) at the completion of every write or erase operation. As a result, it is not necessary to load all the program memory write latches. Unloaded latches will remain in the blank state.

An example of the complete write sequence is shown in Example 11-4. The initial address is loaded into the NVMADRH:NVMADRL register pair; the data is loaded using indirect addressing.

U-0	U-0	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u				
_	—	LATA5	LATA4	—	LATA2	LATA1	LATA0				
bit 7							bit 0				
Legend:											
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'							
u = Bit is un	u = Bit is unchanged x = Bit is unknown				-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is se	et	'0' = Bit is clea	ared								
bit 7-6	Unimplemen	ted: Read as '	0'								
bit 5-4	LATA<5:4> : F	RA<5:4> Outpu	it Latch Value	bits ⁽¹⁾							
bit 3	Unimplemented: Read as '0'										
bit 2-0	LATA<2:0> : F	LATA<2:0>: RA<2:0> Output Latch Value bits ⁽¹⁾									

REGISTER 12-3: LATA: PORTA DATA LATCH REGISTER

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

REGISTER 12-4:	: ANS	ELA: PORTA A	ANALOG SEL	ECT REGI	STER	
U-0	U-0	R/W-1/1	R/W-1/1	U-0	R/W-1/1	R/V

U-0	U-0	R/W-1/1	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1
—	—	ANSA5	ANSA4	—	ANSA2	ANSA1	ANSA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5-4	 ANSA<5:4>: Analog Select between Analog or Digital Function on pins RA<5:4>, respectively 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled. 0 = Digital I/O. Pin is assigned to port or digital special function.
bit 3	Unimplemented: Read as '0'
bit 2-0	 ANSA<2:0>: Analog Select between Analog or Digital Function on pins RA<2:0>, respectively 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled. 0 = Digital I/O. Pin is assigned to port or digital special function.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

15.5 Register Definitions: Interrupt-on-Change Control

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

REGISTER 15-1: IOCAP: INTERRUPT-ON-CHANGE PORTA POSITIVE EDGE REGISTER

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **IOCAP<5:0>:** Interrupt-on-Change PORTA Positive Edge Enable bits

1 = Interrupt-on-Change enabled on the pin for a positive going edge. IOCAFx bit and IOCIF flag will be set upon detecting an edge.

0 = Interrupt-on-Change disabled for the associated pin

REGISTER 15-2: IOCAN: INTERRUPT-ON-CHANGE PORTA NEGATIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—		IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0
bit 7		·				•	bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other R					other Resets		

bit 7-6 Unimplemented: Read as '0'

1' = Bit is set

bit 5-0 IOCAN<5:0>: Interrupt-on-Change PORTA Negative Edge Enable bits

'0' = Bit is cleared

- 1 = Interrupt-on-Change enabled on the pin for a negative going edge. IOCAFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin

19.0 PULSE-WIDTH MODULATION (PWM)

The PWMx modules generate Pulse Width Modulated (PWM) signals of varying frequency and duty cycle.


In addition to the CCP modules, the PIC16(L)F18325/18345 devices contain two PWM modules.

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the 'on' state (pulse width), and the low portion of the signal is considered the 'off' state. The term duty cycle describes the proportion of the 'on' time to the 'off' time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

Figure 19-1 shows a typical waveform of the PWM signal.





19.1 Standard PWM Mode

The standard PWM mode generates a Pulse-Width Modulation (PWM) signal on the PWMx pin with up to ten bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- TMR2, TMR4 or TMR6 registers
- PR2, PR4 or PR6 registers
- PWMxCON registers
- PWMxDCH registers
- PWMxDCL registers


Figure 29-2, "Compare Mode Operation Block Diagram" shows a simplified block diagram of the PWM operation.

If PWMPOL = 0, the default state of the output is '0'. If PWMPOL = 1, the default state is '1'. If PWMEN = '0', the output will be the default state.

Note: The corresponding TRIS bit must be cleared to enable the PWM output on the PWMx pin

Note: The formulas and text refer to TMR2 and PR2, for simplicity. The same formulas and text apply to TMR4/6 and PR4/6. The timer sources can be selected in Register 19-4. For additional information on TMR2/4/6, please refer to Section 28.0 "Timer2/4/6 Module"

FIGURE 19-2: SIMPLIFIED PWM BLOCK DIAGRAM



19.1.1 PWM PERIOD

Referring to Figure 19-1, the PWM output has a period and a pulse width. The frequency of the PWM is the inverse of the period (1/period).

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

EQUATION 19-1: PWM PERIOD

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet Tosc \bullet$ (TMR2 Prescale Value)Note: Tosc = 1/Fosc

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The PWMx pin is set (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM pulse width is latched from PWMxDC.

Note:	If the pulse width value is greater than the	he					
	period the assigned PWM pin(s) w						
	remain unchanged.						

19.1.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to the PWMxDC register. The PWMxDCH contains the eight MSbs and bits <7:6> of the PWMxDCL register contain the two LSbs.

The PWMDC register is double-buffered and can be updated at any time. This double buffering is essential for glitch-free PWM operation. New values take effect when TMR2 = PR2. Note that PWMDC is left-justified.

The 8-bit timer TMR2 register is concatenated with either the 2-bit internal system clock (FOSC), or two bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

Equation 19-2 is used to calculate the PWM pulse width.

Equation 19-3 is used to calculate the PWM duty cycle ratio.

EQUATION 19-2: PULSE WIDTH

Pulse Width =
$$(PWMxDC) \bullet T_{OSC} \bullet$$

• (TMR2 Prescale Value)

EQUATION 19-3: DUTY CYCLE RATIO

Duty Cycle Ratio = $\frac{(PWMxDC)}{4(PR2+1)}$

20.2.2 PUSH-PULL MODE

In Push-Pull mode, two output signals are generated, alternating copies of the input as illustrated in Figure 20-2. This alternation creates the push-pull effect required for driving some transformer based power supply designs. Dead-band control is not used in Push-Pull mode. Steering modes are not used in Push-Pull mode.

The push-pull sequencer is reset whenever EN = 0 or if an auto-shutdown event occurs. The sequencer is clocked by the first input pulse, and the first output appears on CWGxA.

The unused outputs CWGxC and CWGxD drive copies of CWGxA and CWGxB, respectively, but with polarity controlled by POLC and POLD.




FIGURE 20-2: CWGx PUSH-PULL MODE OPERATION

20.2.3 STEERING MODES

In both Synchronous and Asynchronous Steering modes, the modulated input signal can be steered to any combination of four CWG outputs and a fixed-value will be presented on all the outputs not used for the PWM output. Each output has independent polarity, steering, and shutdown options. Dead-band control is not used in either Steering mode.

When STRy = 0 (Register 20-5), the corresponding pin is held at the level defined by SDATy (Register 20-5). When STRy = 1, the pin is driven by the modulated input signal.

The POLy bits (Register 20-2) control the signal polarity only when STRy = 1.

The CWG auto-shutdown operation also applies to Steering modes as described in **Section 20.11** "**Register Definitions: CWG Control**".

Note: Only the STRy bits are synchronized; the DATy (data) bits are not synchronized.

20.11 Register Definitions: CWG Control

REGISTER Z				LREGISIER	U		
R/W-0/0	R/W/HC-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
EN	LD ⁽¹⁾	—	_	—		MODE<2:0>	
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared	HS/HC = Bit	is set/cleared b	y hardware	
bit 6	1 = Dead-bai this bit is	disabled ad Buffers bit ⁽¹⁾ nd count buffer	s to be loade	d on CWG dat	a rising edge fo	bllowing first fall	ing edge afte
bit 5-3		ted: Read as '					
bit 2-0	MODE<2:0>: 111 = Reser 110 = Reser 101 = CWG 100 = CWG 011 = CWG 010 = CWG 001 = CWG	CWGx Mode b ved	oits e in Push-Pull e in Half-Bridg e in Reverse f e in Forward f e in Synchron	ge mode ⁻ ull-Bridge mod ⁻ ull-Bridge mod ous Steering n	de 1ode		

REGISTER 20-1: CWGxCON0: CWGx CONTROL REGISTER 0

Note 1: This bit can only be set after EN = 1; it cannot be set in the same cycle when EN is set.

© 2015-2016 Microchip Technology Inc.

OVRD bit 7	OVRC	OVRB	OVRA	STRD ⁽²⁾	STRC ⁽²⁾	STRB ⁽²⁾	OTD (2)
hit 7					00	0110.7	STRA ⁽²⁾
							bit 0
Legend:							
R = Readable bi	t	W = Writable I	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is unchar	nged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared	q = Value dep	pends on condit	ion	
bit 7	OVRD: Steeri	ng Data D bit					
bit 6	OVRC: Steeri	ng Data C bit					
pit 5 🛛	OVRB: Steeri	ng Data B bit					
pit 4 🛛	OVRA: Steeri	ng Data A bit					
oit 3	STRD: Steerin	ng Enable bit D	(2)				
-	1 = CWGxD c	output has the Q	CWGx data inp	out waveform w	ith polarity conf	rol from POLD	bit
		output is assign		OVRD bit			
bit 2	STRC: Steerin	ng Enable bit C	(2)				
1	1 = CWGxC c	output has the 0	CWGx data inp	out waveform w	ith polarity cont	rol from POLC	bit
		output is assign		OVRC bit			
		ng Enable bit B					
		•			vith polarity cont	rol from POLB	bit
		utput is assign		OVRB bit			
		ng Enable bit A					
			•		vith polarity cont	rol from POLA	bit
		output is assign					
	•	ister apply only			egister 20-1, st	eering modes).	

REGISTER 20-5: CWGxSTR⁽¹⁾: CWG STEERING CONTROL REGISTER

2: This bit is double-buffered when MODE < 2:0 > = 0.01.

24.4 Operation During Sleep

u = Bit is unchanged

'1' = Bit is set

The DAC continues to function during Sleep. When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DAC1CON0 register are not affected.

24.5 Effects of a Reset

A device Reset affects the following:

- · DAC is disabled.
- DAC output voltage is removed from the DAC10UT pin.
- The DAC1R<4:0> range select bits are cleared.

-n/n = Value at POR and BOR/Value at all other Resets

24.6 Register Definitions: DAC Control

REGISTER 24-1: DACCON0: VOLTAGE REFERENCE CONTROL REGISTER 0

x = Bit is unknown

'0' = Bit is cleared

Legend: R = Readable I	oit	W = Writable b	bit	U = Unimplen	nented bit, read	l as '0'	
bit 7							bit 0
DAC1EN		DAC10E	_	DAC1P	SS<1:0>	_	DAC1NSS
R/W-0/0	U-0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0

bit 7	DAC1EN: DAC1 Enable bit 1 = DAC is enabled
	0 = DAC is disabled
bit 6	Unimplemented: Read as '0'
bit 5	 DAC1OE: DAC1 Voltage Output 1 Enable bit 1 = DAC voltage level is output on the DAC1OUT pin 0 = DAC voltage level is disconnected from the DAC1OUT pin
bit 4	Unimplemented: Read as '0'
bit 3-2	DAC1PSS<1:0>: DAC1 Positive Source Select bits 11 = Reserved, do not use 10 = FVR output 01 = VREF+ pin 00 = VDD
bit 1	Unimplemented: Read as '0'
bit 0	DAC1NSS: DAC1 Negative Source Select bits 1 = VREF- pin 0 = Vss

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
	T0CS<2:0>		T0ASYNC		TOCKP	°S<3:0>	
bit 7							bit (
Logondi							
Legend: R = Readable	bit	W = Writable	hit	II = I Inimpler	nented bit, read	las 'N'	
u = Bit is unch		x = Bit is unkr		•	at POR and BO		ther Resets
'1' = Bit is set	•	0' = Bit is clear					
			aieu				
bit 7-5	000 = T0CKI	PPS (Inverted) 4 OSC OSC ved	ource Select b	its			
bit 4	TOASYNC: TMR0 Input Asynchronization Enable bit 1 = The input to the TMR0 counter is not synchronized to system clocks 0 = The input to the TMR0 counter is synchronized to Fosc/4						
bit 3-0	TOCKPS<3:0 0000 = 1:1 0001 = 1:2 0010 = 1:4 0011 = 1:8 0100 = 1:16 0101 = 1:32 0110 = 1:64 0111 = 1:126 1000 = 1:512 1010 = 1:102 1011 = 1:204 1100 = 1:405 1101 = 1:815 1110 = 1:163 1111 = 1:327	5 2 24 48 96 92 384	ate Select bit				

REGISTER 26-4: T0CON1: TIMER0 CONTROL REGISTER 1

REGISTER 28-2: TMRx⁽¹⁾: TIMERx COUNT REGISTER

		D/14/ 0/0		D/14/ 0/0			
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			TMR×	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	iown	-n/n = Value a	at POR and BC	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 TMRx<7:0>: TMRx Counter bits 7..0

Note 1: 'x' refers to either '2,' 4' or '6' for the respective Timer2/4/6 registers.

REGISTER 28-3: PRx: TIMERx PERIOD REGISTER⁽¹⁾

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | PRx< | :7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |

J		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 PRx<7:0>: TMRx Counter bits 7..0

When TMRx = PRx, the next clock will reset the counter; counter period is (PRx+1)

Note 1: 'x' refers to either '2,' 4' or '6' for the respective Timer2/4/6 registers.

© 2015-2016 Microchip Technology Inc.

TABLE 30-2: MSSP CLOCK RATE W/BRG

Fosc	Fosc Fcy		FcLock (2 Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

Note: Refer to the I/O port electrical specifications in Table 35-4 to ensure the system is designed to support IOL requirements.

REGISTER 31-4: RC1REG⁽¹⁾: RECEIVE DATA REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RC1F	REG<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable bit		U = Unimpler	mented bit, read	l as '0'	
u = Bit is uncha	inged	x = Bit is unknow	/n	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is cleare	d				

bit 7-0 **RC1REG<7:0>:** Lower eight bits of the received data; read-only; see also RX9D (Register 31-2)

Note 1: RC1REG (including the ninth bit) is double buffered, and data is available while new data is being received.

REGISTER 31-5: TX1REG⁽¹⁾: TRANSMIT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TX1REG<7:0>							
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **TX1REG<7:0>:** Lower eight bits of the received data; read-only; see also RX9D (Register 31-1)

Note 1: TX1REG (including the ninth bit) is double buffered, and can be written when previous data has started shifting.

REGISTER 31-6: SP1BRGL⁽¹⁾: BAUD RATE GENERATOR REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SP1BR	RG<7:0>			
bit 7							bit 0
Legend:							
P - Poodablo bi	+	M = M/ritable bit	•	II – Unimplor	nontod hit road	ac 'O'	

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SP1BRG<7:0>: Lower eight bits of the Baud Rate Generator

Note 1: Writing to SP1BRG resets the BRG counter.


		SYNC = 0, BRGH = 0, BRG16 = 1											
BAUD	Fos	c = 8.000) MHz	Fos	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	299.9	-0.02	1666	300.1	0.04	832	300.0	0.00	767	300.5	0.16	207	
1200	1199	-0.08	416	1202	0.16	207	1200	0.00	191	1202	0.16	51	
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25	
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	_	_	_	
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5	
19.2k	19.23k	0.16	25	19.23k	0.16	12	19.20k	0.00	11	—	_	_	
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	—	_	_	
115.2k	—	_	—	—		—	115.2k	0.00	1	—	_	—	


TABLE 31-4: BAUD RATE FOR ASYNCHRONOUS MODES (CONTINUED)

				SYNC = 0	, BRGH	= 1, BRG16	= 1 or Sγ	′NC = 1,	BRG16 = 1			
BAUD	Fosc = 32.000 MHz		0 MHz	Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	26666	300.0	0.00	16665	300.0	0.00	15359	300.0	0.00	9215
1200	1200	0.00	6666	1200	-0.01	4166	1200	0.00	3839	1200	0.00	2303
2400	2400	0.01	3332	2400	0.02	2082	2400	0.00	1919	2400	0.00	1151
9600	9604	0.04	832	9597	-0.03	520	9600	0.00	479	9600	0.00	287
10417	10417	0.00	767	10417	0.00	479	10425	0.08	441	10433	0.16	264
19.2k	19.18k	-0.08	416	19.23k	0.16	259	19.20k	0.00	239	19.20k	0.00	143
57.6k	57.55k	-0.08	138	57.47k	-0.22	86	57.60k	0.00	79	57.60k	0.00	47
115.2k	115.9k	0.64	68	116.3k	0.94	42	115.2k	0.00	39	115.2k	0.00	23

				SYNC = 0	, BRGH	= 1, BRG16	= 1 or SY	/NC = 1,	BRG16 = 1			
BAUD	Fos	c = 8.000) MHz	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207
2400	2401	0.04	832	2398	0.08	416	2400	0.00	383	2404	0.16	103
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25
10417	10417	0	191	10417	0.00	95	10473	0.53	87	10417	0.00	23
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	—	_	_
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	_	_	_

PIC16(L)F18325/18345





PIC16LF	18325/18345	Standard Operating Conditions (un	less c	otherwi	se stat	ed)					
PIC16F1	8325/18345	Standard Operating Conditions (unless otherwise stated)									
Param.	Symbol	Device Characteristics	Min	Typ.†	Max.	Units		Conditions			
No.	Cymbol			1,46.1	max.	onits	Vdd	Note			
D100	IDDxt4	XT = 4 MHz	_	321	455	uA	3.0V	\wedge			
D100	IDDxt4	XT = 4 MHz	—	332	479	uA	3.0V				
D101	IDDHF016	HFINTOSC = 16 MHz	—	1.3	1.8	mA	3.0V/				
D101	IDDHF016	HFINTOSC = 16 MHz	—	1.4	1.9	mA	3.0V				
D102	IDDHFOPLL	HFINTOSC = 32 MHz	—	2.2	2.8	mA	3.0V	\sim			
D102	IDDHFOPLL	HFINTOSC = 32 MHz	—	2.3	2.9	mA	/3.0Y				
D103	IDDHSPLL32	HS+PLL = 32 MHz	_	2.2	2.8	ſmA<	3.ØV				
D103	IDDHSPLL32	HS+PLL = 32 MHz	—	2.3	2.9	mÀ	3.0V				
D104	IDDIDLE	IDLE Mode, HFINTOSC = 16 MHz	—	804	1283	uA	3.QV	\geq			
D104	IDDIDLE	IDLE Mode, HFINTOSC = 16 MHz	_	816	(1284	∕₽A	3.0V	/			
D105	IDDDOZE ⁽³⁾	DOZE mode, HFINTOSC = 16 MHz, DOZE Ratio = 16	_	863	f	JuA	3.0V				
D105	IDDDOZE ⁽³⁾	DOZE mode, HFINTOSC = 16 MHz, DOZE Ratio = 16	_<	875		A	3.0V				

TABLE 35-2: SUPPLY CURRENT (IDD)^(1,2)

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: IDDDOZE = $[IDDIDLE^{(N-1)/N}] + IDDHFO16/N where N = DOZE Ration (see Register 9-2).$

Param. No.	Symbol	Charact	eristic	Min.	Max.	Units	Conditions
SP100*	Тнідн	Clock high time	100 kHz mode	4.0	_	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz
			SSP module	1.5Tcy	—		
SP101*	TLOW	Clock low time	100 kHz mode	4.7	_	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	—	μS	Device must operate at a minimum of 10 MHz
			SSP module	1.5Tcy	—	$\langle \langle \rangle$	
SP102*	TR	SDA and SCL rise	100 kHz mode	—	1000	ns	
		time	400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10-400 pF
SP103*	TF	SDA and SCL fall	100 kHz mode	_	250	ris ~	\square
		time	400 kHz mode	20 + 0.1Св	250	ns	CB is specified to be from 10-400 pF
SP106*	THD:DAT	Data input hold	100 kHz mode	0	\mathcal{F}	\ ns	
		time	400 kHz mode	0	0.9	μs	
SP107*	TSU:DAT	Data input setup	100 kHz mode	250		ns	(Note 2)
		time	400 kHz mode	100	$\geq -$	ns	
SP109*	ΤΑΑ	Output valid from	100 kHz mode	$\langle \mathcal{F} \rangle$	3500	ns	(Note 1)
		clock	400 kHz mode	\searrow	_	ns	
SP110*	TBUF	Bus free time	100 kHz mode	4.7	—	μS	Time the bus must be free
			400 kHz mode	1.3	—	μS	before a new transmission can start
SP111	Св	Bus capacitive loadi	ng	_	400	pF	

TABLE 35-24: I²C BUS DATA CHARACTERISTICS

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) $|^{2}$ C bus device can be used in a Standard mode (100 kHz) $|^{2}$ C bus system, but the requirement Tsy:Dat \geq 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode 1^{2} bus specification), before the SCL line is released.