



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-SOIC (0.154", 3.90mm Width)
Supplier Device Package	14-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18325t-i-sl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-2: PIC16(L)F18325 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/ANA0/C1IN0+/DAC1OUT/	RA0	TTL/ST	CMOS	General purpose I/O.
SS2 ⁽¹⁾ / ICDDAT/ICSPDAT	ANA0	AN	—	ADC Channel A0 input.
	C1IN0+	AN	—	Comparator C1 positive input.
	DAC1OUT	_	AN	Digital-to-Analog Converter output.
	SS2	TTL/ST	—	Slave Select 2 input.
	ICDDAT	TTL/ST	CMOS	In-Circuit Debug Data I/O.
	ICSPDAT	TTL/ST	CMOS	ICSP™ Data I/O.
RA1/ANA1/VREF+/C1IN0-/	RA1	TTL/ST	CMOS	General purpose I/O.
C2IN0-/DAC1REF+/ ICDCLK/	ANA1	AN	—	ADC Channel A1 input.
ICSPCLK	VREF+	AN	—	ADC positive voltage reference input.
	C1IN0-	AN	—	Comparator C1 negative input.
	C2IN0-	AN	_	Comparator C2 negative input.
	DAC1REF+	_	AN	Digital-to-Analog Converter positive reference input.
	ICDCLK	TTL/ST	CMOS	In-Circuit Debug Clock I/O.
	ICSPCLK	TTL/ST	CMOS	ICSP™ Clock I/O.
RA2/ANA2/VREF-/ DAC1REF-/	RA2	TTL/ST	CMOS	General purpose I/O.
$T0CKI^{(1)}/CCP3^{(1)}/CWG1IN^{(1)}/$	ANA2	AN	—	ADC Channel A2 input.
CWGZIN	VREF-	AN	—	ADC negative voltage reference input.
	DAC1REF-	_	AN	Digital-to-Analog Converter negative reference input.
	TOCKI	TTL/ST	—	TMR0 Clock input.
	CCP3	TTL/ST	CMOS	Capture/Compare/PWM 3 input.
	CWG1IN	TTL/ST	—	Complementary Waveform Generator 1 input.
	CWG2IN	TTL/ST	—	Complementary Waveform Generator 2 input.
	INT	TTL/ST	_	External interrupt input.
RA3/MCLR/Vpp	RA3	TTL/ST	CMOS	General purpose I/O.
	MCLR	TTL/ST	_	Master Clear with internal pull-up.
	Vpp	HV	—	Programming voltage.
RA4/ANA4/T1G ⁽¹⁾ / SOSCO/	RA4	TTL/ST	CMOS	General purpose I/O.
CLKOUT/OSC2	ANA4	AN	—	ADC Channel A4 input.
	T1G	ST	—	TMR1 gate input.
	SOSCO	—	XTAL	Secondary Oscillator connection.
	CLKOUT	—	CMOS	Fosc/4 output.
	OSC2	_	XTAL	Crystal/Resonator (LP, XT, HS modes).

 Legend:
 AN = Analog input or output
 CMOS = CMOS compatible input or output
 OD
 = Open-Drain

 TTL = TTL compatible input
 ST
 = Schmitt Trigger input with CMOS levels
 I²C
 = Schmitt Trigger input with I²C

 HV = High Voltage
 XTAL
 = Crystal levels
 I
 I
 I

Note 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers. See Register 13-1.
 All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers. See Register 13-2.

3: These I²C functions are bidirectional. The output pin selections must be the same as the input pin selections.

IADLL	+ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$						CONTINUE	-)				
Address	Name	PIC16(L)F18325 PIC16(L)F18345	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 3)											
					CPU CORE RE	EGISTERS; see T	Table 4-2 for spe	ecifics				
F20h	CLC2GLS0		LC2G1D4T	LC2G1D4N	LC2G1D3T	LC2G1D3N	LC2G1D2T	LC2G1D2N	LC2G1D1T	LC2G1D1N	xxxx xxxx	นนนน นนนเ
F21h	CLC2GLS1		LC2G2D4T	LC2G2D4N	LC2G2D3T	LC2G2D3N	LC2G2D2T	LC2G2D2N	LC2G2D1T	LC2G2D1N	xxxx xxxx	սսսս սսսս
F22h	CLC2GLS2		LC2G3D4T	LC2G3D4N	LC2G3D3T	LC2G3D3N	LC2G3D2T	LC2G3D2N	LC2G3D1T	LC2G3D1N	xxxx xxxx	นนนน นนนเ
F23h	CLC2GLS3		LC2G4D4T	LC2G4D4N	LC2G4D3T	LC2G4D3N	LC2G4D2T	LC2G4D2N	LC2G4D1T	LC2G4D1N	xxxx xxxx	นนนน นนนเ
F24h	CLC3CON		LC3EN	—	LC3OUT	LC3INTP	LC3INTN		LC3MODE<2:0>		0-00 0000	0-00 0000
F25h	CLC3POL		LC3POL	—	_	_	LC3G4POL	LC3G3POL	LC3G2POL	LC3G1POL	0 xxxx	0 uuuu
F26h	CLC3SEL0		_	_			LC3D1	S<5:0>	•	•	xx xxxx	uu uuuu
F27h	CLC3SEL1		_	—			LC3D2	S<5:0>			xx xxxx	uu uuuu
F28h	CLC3SEL2		_	_			LC3D3	S<5:0>			xx xxxx	uu uuuu
F29h	CLC3SEL3		_	—			LC3D4	S<5:0>			xx xxxx	uu uuuu
F2Ah	CLC3GLS0		LC3G1D4T	LC3G1D4N	LC3G1D3T	LC3G1D3N	LC3G1D2T	LC3G1D2N	LC3G1D1T	LC3G1D1N	xxxx xxxx	uuuu uuuu
F2Bh	CLC3GLS1		LC3G2D4T	LC3G2D4N	LC3G2D3T	LC3G2D3N	LC3G2D2T	LC3G2D2N	LC3G2D1T	LC3G2D1N	xxxx xxxx	uuuu uuuu
F2Ch	CLC3GLS2		LC3G3D4T	LC3G3D4N	LC3G3D3T	LC3G3D3N	LC3G3D2T	LC3G3D2N	LC3G3D1T	LC3G3D1N	xxxx xxxx	սսսս սսսս
F2Dh	CLC3GLS3		LC3G4D4T	LC3G4D4N	LC3G4D3T	LC3G4D3N	LC3G4D2T	LC3G4D2N	LC3G4D1T	LC3G4D1N	xxxx xxxx	uuuu uuuu
F2Eh	CLC4CON		LC4EN	—	LC4OUT	LC4INTP	LC4INTN		LC4MODE<2:0>	>	0-00 0000	0-00 0000
F2Fh	CLC4POL		LC4POL	—	_	_	LC4G4POL	LC4G3POL	LC4G2POL	LC4G1POL	0 xxxx	0 uuuu
F30h	CLC4SEL0		_	—			LC4D1	S<5:0>			xx xxxx	uu uuuu
F31h	CLC4SEL1		_	—			LC4D2	S<5:0>			xx xxxx	uu uuuu
F32h	CLC4SEL2		_	_			LC4D3	S<5:0>			xx xxxx	uu uuuu
F33h	CLC4SEL3		_	_			LC4D4	S<5:0>			xx xxxx	uu uuuu
F34h	CLC4GLS0		LC4G1D4T	LC4G1D4N	LC4G1D3T	LC4G1D3N	LC4G1D2T	LC4G1D2N	LC4G1D1T	LC4G1D1N	xxxx xxxx	uuuu uuuu
F35h	CLC4GLS1		LC4G2D4T	LC4G2D4N	LC4G2D3T	LC4G2D3N	LC4G2D2T	LC4G2D2N	LC4G2D1T	LC4G2D1N	xxxx xxxx	uuuu uuuu
F36h	CLC4GLS2		LC4G3D4T	LC4G3D4N	LC4G3D3T	LC4G3D3N	LC4G3D2T	LC4G3D2N	LC4G3D1T	LC4G3D1N	XXXX XXXX	uuuu uuuu

TABLE 4-4: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

LC4G4D3N

LC4G4D2T

LC4G4D2N

LC4G4D1T

LC4G4D1N

XXXX XXXX

uuuu uuuu

LC4G4D3T

Note 1: Only on PIC16F18325/18345.

CLC4GLS3

2: Register accessible from both User and ICD Debugger.

LC4G4D4T

LC4G4D4N

F37h

R/W-1/u	R/W-0-0	U-0	U-0	U-0	U-0	U-0	R-q/u			
SBOREN ⁽¹⁾	Reserved	—	—	—	—	—	BORRDY			
bit 7	bit 7 bit 0									
Legend:										
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'										
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets						ther Resets				

1.1.1.1.1(1)

q = Value depends on condition

REGISTER 6-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

Dit /	SBOREN: Software Brown-out Reset Enable bit
	If BOREN <1:0> in Configuration Words $\neq 01$:
	SBOREN is read/write, but has no effect on the BOR.
	If BOREN <1:0> in Configuration Words = 01:
	1 = BOR Enabled
	0 = BOR Disabled
bit 6	Reserved. Bit must be maintained as '0'.
bit 5-1	Unimplemented: Read as '0'
bit 0	BORRDY: Brown-out Reset Circuit Ready Status bit
	1 = The Brown-out Reset circuit is active
	0 = The Brown-out Reset circuit is inactive

'0' = Bit is cleared

Note 1: BOREN<1:0> bits are located in Configuration Words.

6.12 Power Control (PCON0) Register

The Power Control (PCON0) register contains flag bits to differentiate between a:

Power-on Reset (POR)

1' = Bit is set

- Brown-out Reset (BOR)
- Reset Instruction Reset (RI)
- MCLR Reset (RMCLR)
- Watchdog Timer Reset (RWDT)
- Stack Underflow Reset (STKUNF)
- Stack Overflow Reset (STKOVF)

The PCON0 register bits are shown in Register 6-2.

Hardware will change the corresponding register bit during the Reset process; if the Reset was not caused by the condition, the bit remains unchanged (Table 6-4).

Software should reset the bit to the inactive state after the restart (hardware will not reset the bit).

Software may also set any PCON0 bit to the active state, so that user code may be tested, but no Reset action will be generated.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON1		N	OSC<2:0>			NDIV	<3:0>		90
OSCCON2	_	C	OSC<2:0>			CDIV<3:0>			
OSCCON3	CWSHOLD	SOSCPWR	SOSCBE	ORDY	NOSCR	_	_	_	91
OSCSTAT1	EXTOR	HFOR	_	LFOR	SOR	ADOR	_	PLLR	92
OSCEN	EXTOEN	HFOEN	_	LFOEN	SOSCEN	ADOEN	_	_	93
OSCFRQ	_	_	_	_	HFFRQ<3:0>				94
OSCTUNE					HFTU	N<5:0>			95

TABLE 7-3: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

TABLE 7-4:SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8			FCMEN		CSWEN	_	_	CLKOUTEN	
CONFIG1	7:0	_	RSTOSC2	RSTOSC1	RSTOSC0	_	FEXTOSC2	FEXTOSC1	FEXTOSC0	64

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

9.2 IDLE Mode

When the IDLE Enable (IDLEN) bit is clear (IDLEN = 0), the SLEEP instruction will put the device into full Sleep mode (see **Section 9.3 "Sleep Mode"**). When IDLEN is set (IDLEN = 1), the SLEEP instruction will put the device into IDLE mode. In IDLE mode, the CPU and memory operations are halted, but the peripheral clocks continue to run. This mode is similar to DOZE mode, except that in IDLE both the CPU and program memory are shut off.

Note:	Peripherals using Fosc will continue
	running while in IDLE (but not in Sleep).
	Peripherals using HFINTOSC,
	LFINTOSC, or SOSC will continue
	operation in both IDLE and SLEEP.

Note:	If CLKOUT is enabled (CLKOUT = 0,
	Configuration Word 1), the output will
	continue operating while in IDLE.

9.2.1 IDLE AND INTERRUPTS

IDLE mode ends when an interrupt occurs (even if GIE = 0), but IDLEN is not changed. The device can re-enter IDLE by executing the SLEEP instruction.

If Recover-on-Interrupt is enabled (ROI = 1), the interrupt that brings the device out of IDLE also restores full-speed CPU execution when DOZE is also enabled.

9.2.2 IDLE AND WDT

When in IDLE, the WDT Reset is blocked and will instead wake the device. The WDT wake-up is not an interrupt, therefore ROI does not apply.

Note: The WDT can bring the device out of IDLE, in the same way it brings the device out of Sleep. The DOZEN bit is not affected.

9.3 Sleep Mode

Sleep mode is entered by executing the SLEEP instruction, while the Idle Enable (IDLEN) bit of the CPUDOZE register is clear (IDLEN = 0). If the SLEEP instruction is executed while the IDLEN bit is set (IDLEN = 1), the CPU will enter the Idle mode (Section 9.3.3 "Low-Power Sleep Mode").

Upon entering Sleep mode, the following conditions exist:

- 1. Resets other than WDT are not affected by Sleep mode; WDT will be cleared but keeps running if enabled for operation during Sleep.
- 2. The \overline{PD} bit of the STATUS register is cleared.
- 3. The $\overline{\text{TO}}$ bit of the STATUS register is set.
- 4. The CPU and System clocks are disabled.
- 31 kHz LFINTOSC, HFINTOSC and SOSC will remain enabled if any peripheral has requested them as a clock source or if the HFOEN, LFOEN, or SOSCEN bits of the OSCEN register are set.
- ADC is unaffected if the dedicated ADCRC oscillator is selected. When the ADC clock source is something other than ADCRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.
- 7. I/O ports maintain the status they had before Sleep was executed (driving high, low, or high-impedance) only if no peripheral connected to the I/O port is active.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- I/O pins should not be floating
- External circuitry sinking current from I/O pins
- Internal circuitry sourcing current from I/O pins
- Current draw from pins with internal weak pull-ups
- Modules using any oscillator

I/O pins that are high-impedance inputs should be pulled to VDD or VSS externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include modules such as the DAC and FVR modules. See Section 24.0 "5-bit Digital-to-Analog Converter (DAC1) Module" and Section 16.0 "Fixed Voltage Reference (FVR)" for more information on these modules.

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1		
ANSC7 ⁽¹⁾	ANSC6 ⁽¹⁾	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0		
bit 7 b									
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7-6	ANSC<7:6> :	Analog Select	between Analo	og or Digital Fu	nction on pins	RC<7:6>, resp	ectively ⁽¹⁾		

REGISTER 12-20: ANSELC: PORTC ANALOG SELECT REGISTER

bit 7-6	ANSC<7:6> : Analog Select between Analog or Digital Function on pins RC<7:6>, respectively ⁽¹⁾ 0 = Digital I/O. Pin is assigned to port or digital special function. 1 = Analog input. Pin is assigned as analog input ⁽²⁾ . Digital input buffer disabled.
bit 5-0	 ANSC<5:0>: Analog Select between Analog or Digital Function on pins RC<5:0>, respectively 0 = Digital I/O. Pin is assigned to port or digital special function. 1 = Analog input. Pin is assigned as analog input⁽²⁾. Digital input buffer disabled.

Note 1: PIC16(L)F18345 only; otherwise read as '0'.

2: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

REGISTER 12-21: WPUC: WEAK PULL-UP PORTC REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
WPUC7 ⁽¹⁾	WPUC6 ⁽¹⁾	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	WPUC<7:6> ⁽¹⁾ : Weak Pull-up Register bits ⁽²⁾ 1 = Pull-up enabled 0 = Pull-up disabled
bit 5-0	<pre>WPUC<5:0>: Weak Pull-up Register bits⁽²⁾ 1 = Pull-up enabled 0 = Pull-up disabled</pre>

Note 1: PIC16(L)F18345 only; otherwise read as '0'.

2: The weak pull-up is disabled if the pin is configured as an output except when the pin is also configured as open-drain. When configured as open-drain, the pull-up is enabled when the output value is high, and disabled when the output value is low.

18.10 CWG Auto-shutdown Source

The output of the comparator module can be used as an auto-shutdown source for the CWG module. When the output of the comparator is active and the corresponding ASxE is enabled, the CWG operation will be suspended immediately (Section 20.7.1.2 "External Input Source Shutdown").

18.11 Operation in Sleep Mode

The comparator module can operate during Sleep. The comparator clock source is based on the Timer1 clock source. If the Timer1 clock source is either the system clock (Fosc) or the instruction clock (Fosc/4), Timer1 will not operate during Sleep, and synchronized comparator outputs will not operate.

A comparator interrupt will wake the device from Sleep. The CxIE bits of the PIE2 register must be set to enable comparator interrupts.

U-0	U-0	R-x	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
		IN	_	POLD	POLC	POLB	POLA
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimplei	mented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set	•	'0' = Bit is clea	ared	q = Value de	pends on condit	ion	
bit 7-6	Unimplemen	ted: Read as 'd)'				
bit 5	IN: CWGx Da	ta Input Signal	(read-only)				
bit 4	Unimplemen	ted: Read as 'o)'				
bit 3	POLD: WGxD	Output Polarit	y bit				
	1 = Signal out	tput is inverted	polarity				
	0 = Signal out	tput is normal p	olarity				
bit 2	POLC: WGxC	COutput Polarit	y bit				
	1 = Signal out	tput is inverted	polarity				
	0 = Signal out	tput is normal p	olarity				
bit 1	POLB: WGxE	3 Output Polarit	y bit				
	1 = Signal output is inverted polarity						
	0 = Signal out	tput is normal p	olarity				
bit 0	POLA: WGxA	Output Polarit	y bit				
	1 = Signal out	tput is inverted	polarity				
	0 = Signal out	tput is normal p	olarity				

REGISTER 20-2: CWGxCON1: CWGx CONTROL REGISTER 1

REGISTER 20-3: CWGxCLKCON: CWGx CLOCK INPUT SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0
—	_	_	—	—	—	—	CS
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-1 Unimplemented: Read as '0'

CS: CWG Clock Source Selection Select bits

CS	Clock Source
0	Fosc
1	HFINTOSC (remains operating during Sleep)

bit 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG3D4T	LCxG3D4N	LCxG3D3T	LCxG3D3N	LCxG3D2T	LCxG3D2N	LCxG3D1T	LCxG3D1N
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	LCxG3D4T: (Gate 2 Data 4 1	rue (non-inve	rted) bit			
	1 = CLCIN3	(true) is gated i	nto CLCx Gate	e 2 Octo 0			
	0 = CLCIN3	(true) is not gai		Gate 2			
DIT 6	LCXG3D4N: (Gate 2 Data 4	Negated (Invel	Coto 2			
	1 = CLCIN3 (0 = CLCIN3 ((inverted) is ga	t gated into CLCX	Cx Gate 2			
bit 5	LCxG3D3T: (Gate 2 Data 3 1	rue (non-inve	rted) bit			
	1 = CLCIN2 ((true) is gated i	nto CLCx Gat	e 2			
	0 = CLCIN2	(true) is not gat	ed into CLCx	Gate 2			
bit 4	LCxG3D3N:	Gate 2 Data 3 I	Negated (inver	rted) bit			
	1 = CLCIN2 ((inverted) is ga	ted into CLCx	Gate 2			
	0 = CLCIN2 ((inverted) is no	t gated into CL	Cx Gate 2			
bit 3	LCxG3D2T: (Gate 2 Data 2 T	rue (non-inve	rted) bit			
	1 = CLCIN1 (0 = CLCIN1 ((true) is gated i	nto CLCX Gate	e 2 Gate 2			
hit 2		Gate 2 Data 2 I	Negated (inve	rted) hit			
5112	1 = CLCIN1	(inverted) is ga	ted into CI Cx	Gate 2			
	0 = CLCIN1 ((inverted) is no	t gated into CL	Cx Gate 2			
bit 1	LCxG3D1T: 0	Gate 2 Data 1 1	rue (non-inve	rted) bit			
	1 = CLCIN0 ((true) is gated i	nto CLCx Gate	e 2			
	0 = CLCIN0 ((true) is not gat	ed into CLCx	Gate 2			
bit 0	LCxG3D1N: (Gate 2 Data 1	Negated (inver	rted) bit			
	1 = CLCINO((inverted) is ga	ted into CLCx	Gate 2			
	0 = GLGINU((invented) is no	i galeu into Cl	LOX Gale Z			

REGISTER 21-9: CLCxGLS2: GATE 2 LOGIC SELECT REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
ADFM		ADCS<2:0>		_	ADNREF	ADPRE	F<1:0>
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is unch	anged	x = Bit is unkn	own	-n/n = Value	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
 bit 7 ADFM: ADC Result Format Select bit 1 = Right justified. Six Most Significant bits of ADRESH are set to '0' when the conversion reloaded. 0 = Left justified. Six Least Significant bits of ADRESL are set to '0' when the conversion reloaded 						rsion result is rsion result is	
bit 6-4	ADCS<2:0>: ADC Conversion Clock Select bits 111 = ADCRC (dedicated RC oscillator) 110 = Fosc/64 101 = Fosc/16 100 = Fosc/4 011 = ADCRC (dedicated RC oscillator) 010 = Fosc/32 001 = Fosc/8 200 = Fosc/8						
bit 3	Unimpleme	nted: Read as ')'				
bit 2 ADNREF: A/D Negative Voltage Reference Configuration bit When ADON = 0, all multiplexer inputs are disconnected. 0 = VREF- is connected to VSS 1 = VREF- is connected to external VREF-							
bit 1-0	ADPREF<1:0>: ADC Positive Voltage Reference Configuration bits 11 = VREF+ is connected to internal Fixed Voltage Reference (FVR) module ⁽¹⁾ 10 = VREF+ is connected to external VREF+ pin ⁽¹⁾ 01 = Reserved 00 = VREF+ is connected to VDD						
	an a a la atina th		the second of	the positive ref	faranaa ha awa	we that a maining	

REGISTER 22-2: ADCON1: ADC CONTROL REGISTER 1

Note 1: When selecting the VREF+ pin as the source of the positive reference, be aware that a minimum voltage specification exists. See Table 35-13 for details.

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—	—	—	—	—	ADRE	S<9:8>
bit 7						•	bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown		nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets	

REGISTER 22-6: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

bit 7-2 **Reserved**: Do not use.

'1' = Bit is set

bit 1-0 **ADRES<9:8>**: ADC Result Register bits Upper two bits of 10-bit conversion result

REGISTER 22-7: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

'0' = Bit is cleared

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
ADRES<7:0>							
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ADRES<7:0>**: ADC Result Register bits Lower eight bits of 10-bit conversion result

PIC16(L)F18325/18345

FIGURE 25-5:	CARRIER LOW SYNCHRONIZATION (MDSHSYNC = 0, MDCLSYNC = 1)
Carrier High (CARH)	
Carrier Low (CARL)	
Modulator (MOD)	
MDCHSYNC = 0 MDCLSYNC = 1	
Active Carrier State -	



U-0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u			
_	—	_			MDMS	8<3:0>				
bit 7	•		•	•			bit 0			
L										
Legend:										
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'						
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is set		'0' = Bit is cle	ared							
	-									
bit 7-4	Unimplemen	ted: Read as '	0'							
bit 3-0 MDMS<3:0> Modulation Source Selection bits										
	1111 - CLCA output									
	1111 - CLC	10 = CLC3 output								
	1110 - CLC	1110 = CLCS output								
	1101 = CLC	01 = CLC2 output								
	1100 = 000	10 - 0LOT output								
	1011 = NCC	= NCOTOULPUL = ELISADT1 TX output								
	1010 = EUS		ut +							
	1001 = MSS									
	1000 = 1033	0 = 1000 + 00000000000000000000000000000								
	0111 = C2(= C2 (Comparator 2) output								
	0110 = CI(Comparator I)	output							
	0101 = PVV	= PWWo output								
	0100 = PWN	= PVVIV5 OUTput								
	0011 = CCF	= CCP2 output (PVVIVI Output mode only)								
	0010 = CCF	= CCP1 output (PWW Output mode only)								
	0001 = MDN									
	0000 = MDE	100 = MDBIT bit of MDCON register is modulation source								

REGISTER 25-2: MDSRC: MODULATION SOURCE CONTROL REGISTER

27.0 TIMER1/3/5 MODULE WITH GATE CONTROL

Timer1/3/5 modules are 16-bit timers/counters, each with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- · 2-bit prescaler
- Clock source for optional comparator synchronization
- Multiple Timer1 gate (count enable) sources
- Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function with the CCP modules
- Auto-Conversion Trigger (with CCP)
- Selectable Gate Source Polarity
- Gate Toggle mode
- Gate Single-Pulse mode
- Gate Value Status
- Gate Event Interrupt

Figure 27-1 is a block diagram of the Timer1 module.

- Note 1: In devices with more than one Timer module, it is very important to pay close attention to the register names used. A number placed after the module acronym is used to distinguish between separate modules. For example, the T1CON and T3CON control the same operational aspects of two completely different Timer modules.
 - 2: Throughout this section, generic references to Timer1 module in any of its operating modes may be interpreted as being equally applicable to Timerx module. Register names, module signals, I/O pins and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module, when required.

PIC16(L)F18325/18345

On the last byte of data communicated, the master device may end the transmission by sending a Stop bit. If the master device is in Receive mode, it sends a NACK in place of the last ACK bit. A Stop bit is indicated by a low-to-high transition of the SDA line while the SCL line is held high.

In some cases, the master may want to maintain control of the bus and re-initiate another transmission. If so, the master device may send a Restart condition in place of the Stop bit or last ACK bit when it is in Receive mode.

The I²C bus specifies three message protocols;

- Single message where a master writes data to a slave.
- Single message where a master reads data from a slave.
- Combined message where a master initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more slaves.

30.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of clock stretching. An addressed slave device may hold the SCL clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCL line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCL connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

30.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two master devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDA data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels do not match, loses arbitration, and must stop transmitting on the SDA line.

For example, if one transmitter holds the SDA line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDA line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDA line. If this transmitter is also a master device, it also must stop driving the SCL line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDA line continues with its original transmission.

Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but this is less common.

30.5.3.3 7-bit Transmission with Address Hold Enabled

Setting the AHEN bit of the SSPxCON3 register enables additional clock stretching and interrupt generation after the eighth falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSPxIF interrupt is set.

Figure 30-19 displays a standard waveform of a 7-bit address slave transmission with AHEN enabled.

- 1. Bus starts Idle.
- Master sends Start condition; the S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Master sends matching address with R/W bit set. After the eighth falling edge of the SCL line the CKP bit is cleared and SSPxIF interrupt is generated.
- 4. Slave software clears SSPxIF.
- Slave software reads ACKTIM bit of SSPxCON3 register, and R/W and D/A of the SSPxSTAT register to determine the source of the interrupt.
- 6. Slave reads the address value from the SSPxBUF register clearing the BF bit.
- Slave software decides from this information if it wishes to ACK or not ACK and sets the ACKDT bit of the SSPxCON2 register accordingly.
- 8. Slave sets the CKP bit releasing SCL.
- 9. Master clocks in the \overline{ACK} value from the slave.
- 10. Slave hardware automatically clears the CKP bit and sets SSPxIF after the ACK if the R/W bit is set.
- 11. Slave software clears SSPxIF.
- 12. Slave loads value to transmit to the master into SSPxBUF setting the BF bit.

Note: <u>SSPxBUF</u> cannot be loaded until after the ACK.

13. Slave sets the CKP bit releasing the clock.

- 14. Master clocks out the data from the slave and sends an ACK value on the ninth SCL pulse.
- 15. Slave hardware copies the ACK value into the ACKSTAT bit of the SSPxCON2 register.
- 16. Steps 10-15 are repeated for each byte transmitted to the master from the slave.
- 17. If the master sends a not \overline{ACK} the slave releases the bus allowing the master to send a Stop and end the communication.

Note: Master must send a not ACK on the last byte to ensure that the slave releases the SCL line to receive a Stop.

31.6 Register Definitions: EUSART1 Control

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable	bit	U = Unimple	emented bit, read	as '0'	
u = Bit is unchanged		x = Bit is unknown		-n/n = Value	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	CSRC: Clock Asynchronou Unused in thi Synchronous 1 = Master (0 = Slave m	x Source Select is mode: is mode – value mode: mode (clock ge node (clock from	t bit e ignored nerated interr n external sou	nally from BRG	3)		
bit 6	TX9: 9-bit Tra 1 = Selects 0 = Selects	ansmit Enable 9-bit transmiss 8-bit transmiss	bit ion ion				
bit 5	TXEN: Trans 1 = Transmit 0 = Transmit	mit Enable bit ^{(*} t enabled t disabled	1)				
bit 4	SYNC: EUSA 1 = Synchron 0 = Asynchron	ART1 Mode Se nous mode onous mode	lect bit				
bit 3	SENDB: Sen Asynchronou 1 = Send SY bit; clear 0 = SYNCH Synchronous Unused in thi	Id Break Chara Is mode: (NCH BREAK) ed by hardward BREAK transm i mode: is mode – value	cter bit on next transr e upon comple nission disable e ignored	nission – Star etion ed or complete	t bit, followed by	12 '0' bits, fol	lowed by Stop
bit 2	BRGH: High Asynchronou 1 = High spe 0 = Low spe Synchronous Unused in thi	Baud Rate Sel s <u>s mode</u> : ed ed <u>s mode:</u> is mode – value	ect bit				
bit 1	TRMT: Trans 1 = TSR em 0 = TSR full	mit Shift Regis [.] pty	ter Status bit				
bit 0	TX9D: Ninth Can be addre	bit of Transmit ess/data bit or a	Data a parity bit.				

REGISTER 31-1: TX1STA: TRANSMIT STATUS AND CONTROL REGISTER

Note 1: SREN/CREN overrides TXEN in Sync mode.

R/M/-0/0	R/W/_0/0		R/W-0/0			R-0/0	R-y/y				
SDEN(1)					FEDD						
bit 7	KA9	SKEN	CREN	ADDEN	FERR	UERK	hit 0				
							bit 0				
Legend:											
R = Readal	ble bit	W = Writable	bit	U = Unimple	mented bit. read	l as '0'					
u = Bit is unchanged		x = Bit is unknown -n/n = Value at POR and BOR/Value at all oth				ther Resets					
'1' = Bit is s	set	'0' = Bit is cle	ared								
bit 7	SPEN: Serial	Port Enable bi	it(1)								
	1 = Serial po	1 = Serial port enabled									
	0 = Serial po	ort disabled (he	ld in Reset)								
bit 6	RX9: 9-bit Re	eceive Enable b	bit								
	1 = Selects 9-bit reception										
b:+ C			ala hit								
DIL D	Asynchronou	e Receive Enai	Die Dit								
	Unused in thi	<u>Asynchronous mode</u> : Unused in this mode – value ignored									
	Synchronous	Synchronous mode – Master:									
	1 = Enables	1 = Enables single receive									
	0 = Disables	0 = Disables single receive									
	I NIS DIT IS CIE	I his bit is cleared after reception is complete. Synchronous mode – Slave									
	Unused in thi	Synchronous mode – stave									
bit 4	CREN: Continuous Receive Enable bit										
	Asynchronous mode:										
	1 = Enables continuous receive until enable bit CREN is cleared										
	0 = Disables continuous receive										
	Synchronous mode:										
	 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive 										
hit 3		Iress Detect Fr	able hit								
	Asvnchronou	s mode 9-bit (F	RX9 = 1):								
	1 = Enables address detection – enable interrupt and load of the receive buffer when the ninth bit in										
	the recei	the receive buffer is set									
	0 = Disables	0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit $Asynchronous mode 8 bit (PX9 = 0)$:									
	Asynchronous mode & bit (KX9 = 0):										
bit 2	FFRR Frami	ng Error bit	Ignored								
	1 = Framing	1 = Framing error (can be undated by reading RC1REG register and receive next valid byte)									
	0 = No framing error										
bit 1	OERR: Over	run Error bit									
	1 = Overrun 0 = No overr	error (can be c un error	leared by clea	aring bit CREN)						
bit 0	RX9D: Ninth	bit of Received	l Data								
	This can be a	ddress/data bi	t or a parity bi	t and must be	calculated by us	er firmware.					
Note 1:	The EUSART1 mc associated TRIS b	odule automatio	cally changes and RX/DT to :	the pin from tr	i-state to drive a	s needed. Con	figure the				

....

37.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

37.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

20-Lead Ultra Thin Plastic Quad Flat, No Lead Package (GZ) - 4x4x0.5 mm Body [UQFN]





Microchip Technology Drawing C04-255A Sheet 1 of 2