

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	18
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 17x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18345-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-1:DEVICE PERIPHERAL
SUMMARY (CONTINUED)

Peripheral		PIC16(L)F18325	PIC16(L)F18345
Timers (TMR)			
	TMR0	•	•
	TMR1	•	•
	TMR2	•	•
	TMR3	•	•
	TMR4	•	•
	TMR5	•	•
	TMR6	•	•

7.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the RSTOSC<2:0> bits in Configuration Words to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the NOSC<2:0> bits in the OSCCON1 register to switch the system clock source to the internal oscillator during run-time. See Section 7.3 "Clock Switching" for more information.

The function of the OSC2/CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

The internal oscillator block has two independent oscillators that can produce two internal system clock sources.

- 1. The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates up to 32 MHz.
- The LFINTOSC (Low-Frequency Internal Oscillator) is factory calibrated and operates at 31 kHz.

7.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a precision digitally-controlled internal clock source that produces a stable clock up to 32 MHz. The HFINTOSC can be enabled through one of the following methods:

- Programming the RSTOSC<2:0> bits in Configuration Word 1 to '110' (1 MHz) or '000' (32 MHz) to set the oscillator upon device Power-up or Reset
- Write to the NOSC<2:0> bits of the OSCCON1 register during run-time

The HFINTOSC frequency can be selected by setting the HFFRQ<2:0> bits of the OSCFRQ register.

The NDIV<3:0> bits of the OSCCON1 register allow for division of the output of the selected clock source by a range between 1:1 and 1:512.

7.2.2.2 2x PLL

The oscillator module contains a PLL that can be used with the HFINTOSC clock source to provide a system clock source. The input frequency to the PLL is limited to 8, 12, or 16 MHz, which will yield a system clock source of 16, 24, or 32 MHz, respectively.

The PLL may be enabled for use by one of two methods:

- Program the RSTOSC bits in the Configuration Word 1 to '000' to enable the HFINTOSC (32 MHz). This setting configures the HFFRQ<2:0> bits to '110' (16 MHz) and activates the 2x PLL.
- Write '000' the NOSC<2:0> bits in the OSCCON1 register to enable the 2x PLL, and write the correct value into the HFFRQ<3:0> bits of the OSCFRQ register to select the desired system clock frequency. See Register 6-6 for more information.

Register Definitions: Interrupt Control 8.6

W = Writable bit x = Bit is unknow '0' = Bit is cleare HC = Hardware I Interrupt Enable bi	vn ed clear		emented bit, rea		INTEDG bit 0
x = Bit is unknow '0' = Bit is cleare HC = Hardware	vn ed clear				
x = Bit is unknow '0' = Bit is cleare HC = Hardware	vn ed clear				ll other Resets
x = Bit is unknow '0' = Bit is cleare HC = Hardware	vn ed clear				ll other Resets
'0' = Bit is cleare HC = Hardware	ed clear	-n/n = Value	at POR and BC	DR/Value at al	II other Resets
HC = Hardware	clear				
I Interrupt Enable bi	it				
s all active interrupts	S				
s all active peripher	al interru	ıpts			
ented: Read as '0'.					
ot on rising edge of	INT pin				
	as all interrupts oberal Interrupt Ena s all active peripher as all peripheral inte ented: Read as '0'. Interrupt Edge Selec of on rising edge of ot on falling edge of	es all interrupts oheral Interrupt Enable bit s all active peripheral interru s all peripheral interrupts	es all interrupts oberal Interrupt Enable bit is all active peripheral interrupts is all peripheral interrupts ented: Read as '0'. Interrupt Edge Select bit ot on rising edge of INT pin ot on falling edge of INT pin	es all interrupts oberal Interrupt Enable bit s all active peripheral interrupts es all peripheral interrupts ented: Read as '0'. Interrupt Edge Select bit ot on rising edge of INT pin ot on falling edge of INT pin	es all interrupts oberal Interrupt Enable bit s all active peripheral interrupts es all peripheral interrupts ented: Read as '0'. Interrupt Edge Select bit ot on rising edge of INT pin ot on falling edge of INT pin

REGISTER 8-1: INTCON: INTERRUPT CONTROL REGISTER

Note:	Bit PEIE of the INTCON register must be
	set to enable any peripheral interrupt.

9.3.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled.
- 3. POR Reset.
- 4. Watchdog Timer, if enabled
- 5. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information).

The first three events will cause a device Reset. The last two events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to **Section 6.11 "Determining the Cause of a Reset"**.

The WDT is cleared when the device wakes-up from Sleep, regardless of the source of wake-up.

9.3.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction
 - SLEEP instruction will execute as a NOP
 - WDT and WDT prescaler will not be cleared
 - TO bit of the STATUS register will not be set
 - PD bit of the STATUS register will not be cleared
- If the interrupt occurs **during or after** the execution of a **SLEEP** instruction
 - SLEEP instruction will be completely executed
 - Device will immediately wake-up from Sleep
 - WDT and WDT prescaler will be cleared
 - TO bit of the STATUS register will be set
 - PD bit of the STATUS register will be cleared

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

U-0	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W/HC-x/q	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0			
—	NVMREGS	LWLO	FREE	WRERR	WREN	WR	RD			
bit 7							bit (
Legend:										
R = Readable		W = Writable		•	mented bit, read					
S = Bit can onl	y be set	x = Bit is unk			at POR and BO		ther Resets			
'1' = Bit is set		'0' = Bit is cle	ared	HC = BIt is ci	eared by hardw	are				
bit 7	Unimplemen	ted: Read as '	0'							
bit 6	•	Configuration S								
	1 = Access E	EPROM, Con	figuration, user	ID and device	e ID registers					
		rogram Flash	-							
bit 5		Write Latches	Only bit							
	-	When FREE = 0: 1 = The next WR command updates the write latch for this word within the row; no memory operation								
	is initiate	d.	-							
		WR command the bit is ignore	l writes data or ਜ	erases.						
bit 4		0	ory Erase Enal	ble bit						
	When NVMR	EGS:NVMADF	R points to a pro	ogram Flash m	nemory location:					
		•			and; the row co	ntaining the indi	cated addres			
			repare for writi ve completed r							
bit 3		-	ror Flag bit ^{(1,2}	-						
		This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to								
			nterrupted by a ints to a write-p			quence, or WR	was written t			
			peration comp							
bit 2	WREN: Progr	am/Erase Ena	ble bit							
		ogram/erase o		-						
bit 1	WR: Write Co		rasing of progra	am Flash						
			points to a EEF	PROM location	1:					
	1 = Initiates a	an erase/progr	am cycle at the	e correspondin	g EEPROM loca	ation				
			eration is com							
			ndicated by Tat	-	emory location:					
		•	eration is com		tive					
bit 0	RD: Read Co									
					data to NVMDA omplete. The bit					
	in softwa				inpiete. The bit	can only be se				
	0 = NVM rea	d operation is	complete and i	nactive.						
					ration it may be	'0' or '1').				
	must be cleared may be written									
					ection 11.4.2 "	NVM Unlock S	equence".			
					are when comp	lete.				
	ce a write opera		I, Setting this b							

REGISTER 11-5: NVMCON1: NONVOLATILE MEMORY CONTROL 1 REGISTER

7: Reading from EEPROM loads only NVMDATL<7:0> (Register 11-1).

13.8 Register Definitions: PPS Input Selection

REGISTER 13-1: xxxPPS: PERIPHERAL xxx INPUT SELECTION

U-0	U-0	U-0	R/W-q/u	R/W-q/u	R/W-q/u	R/W-q/u	R/W-q/u			
	—				xxxPPS<4:0>					
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
u = Bit is unc	hanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets			
'1' = Bit is set		'0' = Bit is cle	ared	q = value dep	ends on periph	eral				
		mtadi Daad aa (0'							
bit 7-5	-	ented: Read as '		tion hite						
bit 4-0	xxxPPS<4:0>: Peripheral xxx Input Selection bits									
	11xxx = Reserved. Do not use.									
	10111 = Peripheral input is RC7 ⁽¹⁾									
	10110 = Peripheral input is RC6 ⁽¹⁾									
	10101 = Peripheral input is RC5									
	10100 = Peripheral input is RC4									
		eripheral input is								
		10010 = Peripheral input is RC2								
	10001 = Peripheral input is RC1 10000 = Peripheral input is RC0									
	· · · · · · · · · · · · · · · · · · ·									
		eripheral input is								
	01110 = Pe	eripheral input is	RB6(')							
		eripheral input is								
	01100 = Peripheral input is RB4 ⁽¹⁾									
	 0011x = Reserved. Do not use.									
		eripheral input is								
		eripheral input is								
		eripheral input is								
		eripheral input is								
		eripheral input is eripheral input is								
Note 1. DI		• •								

Note 1: PIC16(L)F18345 only.

19.1.3 PWM RESOLUTION

PWM resolution, expressed in number of bits, defines the maximum number of discrete steps that can be present in a single PWM period. For example, a 10-bit resolution will result in 1024 discrete steps, whereas an 8-bit resolution will result in 256 discrete steps.

The maximum PWM resolution is ten bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 19-4.

EQUATION 19-4:

Resolution = $\frac{\log[4(PR2+1)]}{\log(2)}$ bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

19.1.4 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the PWMx pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

19.1.5 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See **Section 7.0, Oscillator Module** for additional details.

19.1.6 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the PWMx registers to their Reset states.


19.1.7 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the module for using the PWMx outputs:

- 1. Disable the PWMx pin output driver(s) by setting the associated TRIS bit(s).
- 2. Configure the PWM output polarity by configuring the PWMxPOL bit of the PWMxCON register.
- 3. Load the PR2 register with the PWM period value, as determined by Equation 19-1.
- 4. Load the PWMxDCH register and bits <7:6> of the PWMxDCL register with the PWM duty cycle value, as determined by Equation 19-2.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the PIR1 register.
 - Select the Timer2 prescale value by configuring the T2CKPS bit of the T2CON register.
 - Enable Timer2 by setting the TMR2ON bit of the T2CON register.
- 6. Wait until the TMR2IF is set.
- 7. When the TMR2IF flag bit is set:
 - Clear the associated TRIS bit(s) to enable the output driver.
 - Route the signal to the desired pin by configuring the RxyPPS register.
 - Enable the PWMx module by setting the PWMxEN bit of the PWMxCON register.

In order to send a complete duty cycle and period on the first PWM output, the above steps must be followed in the order given. If it is not critical to start with a complete PWM signal, then the PWM module can be enabled during Step 2 by setting the PWMxEN bit of the PWMxCON register.

PIC16(L)F18325/18345



21.2 CLCx Interrupts

An interrupt will be generated upon a change in the output value of the CLCx when the appropriate interrupt enables are set. A rising edge detector and a falling edge detector are present in each CLC for this purpose.

The CLCxIF bit of the associated PIR3 register will be set when either edge detector is triggered and its associated enable bit is set. The LCxINTP bit enables rising edge interrupts and the LCxINTN bit enables falling edge interrupts. Both are located in the CLCxCON register.

To fully enable the interrupt, set the following bits:

- · CLCxIE bit of the PIE3 register
- LCxINTP bit of the CLCxCON register (for a rising edge detection)
- LCxINTN bit of the CLCxCON register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The CLCxIF bit of the PIR3 register, must be cleared in software as part of the interrupt service. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

21.3 Output Mirror Copies

Mirror copies of all LCxCON output bits are contained in the CLCDATA register. Reading this register samples the outputs of all CLCs simultaneously. This prevents any timing skew introduced by testing or reading the LCxOUT bits in the individual CLCxCON registers.

21.4 Effects of a Reset

The CLCxCON register is cleared to zero as the result of a Reset. All other selection and gating values remain unchanged.

21.5 Operation During Sleep

The CLC module operates independently from the system clock and will continue to run during Sleep, provided that the input sources selected remain active.

The HFINTOSC remains active during Sleep when the CLC module is enabled and the HFINTOSC is selected as an input source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and as a CLC input source, when the CLC is enabled, the CPU will go idle during Sleep, but the CLC will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

21.6 CLCx Setup Steps

The following steps should be followed when setting up the CLCx:

- Disable CLCx by clearing the LCxEN bit.
- Select desired inputs using CLCxSEL0 through CLCxSEL3 registers (See Table 21-1).
- · Clear any associated ANSEL bits.
- Set all TRIS bits associated with external CLC inputs.
- Enable the chosen inputs through the four gates using CLCxGLS0, CLCxGLS1, CLCxGLS2, and CLCxGLS3 registers.
- Select the gate output polarities with the LCxGyPOL bits of the CLCxPOL register.
- Select the desired logic function with the LCxMODE<2:0> bits of the CLCxCON register.
- Select the desired polarity of the logic output with the LCxPOL bit of the CLCxPOL register. (This step may be combined with the previous gate output polarity step).
- If driving a device pin, set the desired pin PPS control register and also clear the TRIS bit corresponding to that output.
- If interrupts are desired, configure the following bits:
 - Set the LCxINTP bit in the CLCxCON register for rising event.
 - Set the LCxINTN bit in the CLCxCON register for falling event.
 - Set the CLCxIE bit of the PIE3 register.
 - Set the GIE and PEIE bits of the INTCON register.
- Enable the CLCx by setting the LCxEN bit of the CLCxCON register.

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
_			LCxD1S<5:0>					
bit 7							bit	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'		
u = Bit is uncł	hanged	x = Bit is unkr	nown	-n/n = Value a	t POR and BO	R/Value at all o	ther Resets	
'1' = Bit is set	t	'0' = Bit is cle	ared					
bit 7-6	Unimpleme	nted: Read as '	0'					
bit 5-0	LCxD1S<5:0 See Table 21)>: CLCx Data1 -1.	Input Selection	on bits				
REGISTER	21-4: CLCx	SEL1: GENE	RIC CLCx D	ATA 1 SELEC	CT REGISTEI	R		
U-0						R/W-x/u		
0-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-X/U	R/W-x/u	
_	0-0	R/W-x/u	R/W-x/u		R/W-x/u 2S<5:0>	R/W-X/U		
	<u> </u>	R/w-x/u	R/W-x/u			R/W-X/U	R/W-x/u	
bit 7	<u> </u>	R/W-x/u	R/W-x/u			R/W-X/U		
bit 7	-	W = Writable		LCxD2				
bit 7 Legend: R = Readable	e bit		bit	LCxD2 U = Unimplem	2S<5:0>	as '0'	bit	
	e bit hanged	W = Writable	bit	LCxD2 U = Unimplem	ented bit, read	as '0'	bit	
bit 7 Legend: R = Readable u = Bit is unch '1' = Bit is set	e bit hanged	W = Writable x = Bit is unkr '0' = Bit is cle	bit nown ared	LCxD2 U = Unimplem	ented bit, read	as '0'	bit	
 bit 7 Legend: R = Readable u = Bit is unch '1' = Bit is set bit 7-6	e bit hanged t Unimplemen	W = Writable x = Bit is unki '0' = Bit is cle hted: Read as ' >: CLCx Data 2	bit nown ared	LCxD2 U = Unimplem -n/n = Value a	ented bit, read	as '0'	bit	
_	e bit hanged t Unimplemen LCxD2S<5:0 See Table 21	W = Writable x = Bit is unki '0' = Bit is cle hted: Read as ' >: CLCx Data 2	bit nown ared 0' 2 Input Selecti	LCxD2 U = Unimplem -n/n = Value a on bits	ented bit, read	l as '0' R/Value at all c	bit	

	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
	—	—			LCxD3	3S<5:0>		
t	oit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 LCxD3S<5:0>: CLCx Data 3 Input Selection bits See Table 21-1.

22.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note 1:	The ADIF bit is set at the completion of							
	every conversion, regardless of whether							
	or not the ADC interrupt is enabled.							
_								

2: The ADC operates during Sleep only when the ADCRC oscillator is selected.


This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the ADIE bit of the PIE1 register and the PEIE bit of the INTCON register must both be set and the GIE bit of the INTCON register must be cleared. If all three of these bits are set, the execution will switch to the Interrupt Service Routine.

22.1.6 RESULT FORMATTING

The 10-bit ADC conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 22-3 shows the two output formats.

FIGURE 22-3: 10-BIT ADC CONVERSION RESULT FORMAT



R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	
ADFM		ADCS<2:0>		—	ADNREF	ADPRE	EF<1:0>	
bit 7							bit C	
Legend:								
R = Readab	le hit	W = Writable	hit		emented bit, read	1 as 'O'		
u = Bit is un		x = Bit is unkr		•	at POR and BO		other Resets	
'1' = Bit is se	•	'0' = Bit is clea						
1 – Dit 13 30			arcu					
bit 7	1 = Right ju loaded.		Significant b		H are set to '0' w . are set to '0' w			
bit 6-4	loaded. ADCS<2:0>: ADC Conversion Clock Select bits 111 = ADCRC (dedicated RC oscillator) 110 = Fosc/64 101 = Fosc/16 100 = Fosc/4 011 = ADCRC (dedicated RC oscillator) 010 = Fosc/32 001 = Fosc/8 000 = Fosc/2							
bit 3	Unimpleme	nted: Read as '	0'					
bit 2	Unimplemented: Read as '0' ADNREF: A/D Negative Voltage Reference Configuration bit When ADON = 0, all multiplexer inputs are disconnected. 0 = VREF- is connected to Vss 1 = VREF- is connected to external VREF-							
bit 1-0	ADPREF<1:0>: ADC Positive Voltage Reference Configuration bits 11 = VREF+ is connected to internal Fixed Voltage Reference (FVR) module ⁽¹⁾ 10 = VREF+ is connected to external VREF+ pin ⁽¹⁾ 01 = Reserved 00 = VREF+ is connected to VDD							
Note 1: W	Vhen selecting t	he VREE+ nin as	the source of	the positive re	eference, be awa	re that a minir	mum voltage	

REGISTER 22-2: ADCON1: ADC CONTROL REGISTER 1

Note 1: When selecting the VREF+ pin as the source of the positive reference, be aware that a minimum voltage specification exists. See Table 35-13 for details.

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
—	—	—	DAC1R<4:0>					
bit 7 bit								
Legend:								
R = Readable I	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown			NOWN	-n/n = Value at POR and BOR/Value at all other Resets				

REGISTER 24-2: DACCON1: VOLTAGE REFERENCE CONTROL REGISTER 1

bit 7-5 **Unimplemented:** Read as '0'

1' = Bit is set

bit 4-0 DAC1R<4:0>: DAC1 Voltage Output Select bits VOUT = (VSRC+ - VSRC-)*(DAC1R<4:0>/32) + VSRC

'0' = Bit is cleared

TABLE 24-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE DAC1 MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
DACCON0	DAC1EN	_	DAC10E	—	DAC1PS	SS<1:0>	—	DAC1NSS	263
DACCON1	—	—	_	DAC1R<4:0>					264
CMxCON1	CxINTP	CxINTN	C>	PCH<2:0> CxNCH<2:0>			191		
ADCON0			CHS<	5:0> GO/DONE ADON				244	

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used with the DAC module.

PIC16(L)F18325/18345





FIGURE 27-5: TIMER1 GATE SINGLE-PULSE MODE



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
TRISA	_	—	TRISA5	TRISA4	(2)	TRISA2	TRISA1	TRISA0	143
ANSELA		—	ANSA5	ANSA4	_	ANSA2	ANSA1	ANSA0	144
TRISB ⁽¹⁾	TRISB7	TRISB6	TRISB5	TRISB4	_	—		—	149
ANSELB ⁽¹⁾	ANSB7	ANSB6	ANSB5	ANSB4	_			—	150
TRISC	TRISC7 ⁽¹⁾	TRISC6(1)	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	156
ANSELC	ANSC7 ⁽¹⁾	ANSC6 ⁽¹⁾	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	157
INTCON	GIE	PEIE		_	—		_	INTEDG	101
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	BCL1IF	TMR2IF	TMR1IF	108
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	BCL1IE	TMR2IE	TMR1IE	103
PIR3	OSFIF	CSWIF	TMR3GIF	TMR3IF	CLC4IF	CLC3IF	CLC2IF	CLC1IF	110
PIE3	OSFIE	CSWIE	TMR3GIE	TMR3IE	CLC4IE	CLC3IE	CLC2IE	CLC1IE	105
PIR4	CWG2IF	CWG1IF	TMR5GIF	TMR5IF	CCP4IF	CCP3IF	CCP2IF	CCP1IF	111
PIE4	CWG2IE	CWG1IE	TMR5GIE	TMR5IE	CCP4IE	CCP3IE	CCP2IE	CCP1IE	106
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T1SOSC	T1SYNC	_	TMR10N	292
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL T1GSS<1:0>			293
TMR1L		L		TMR	1L<7:0>				294
TMR1H				TMR1H<7:0>					
T1CKIPPS	_	_	—	- T1CKIPPS<4:0>					
T1GPPS	_	—	_	- T1GPPS<4:0>					
T3CON	TMR3C	S<1:0>	T3CKP	S<1:0>	T3SOSC	T3SYNC – TMR3ON		292	
T3GCON	TMR3GE	T3GPOL	T3GTM	T3GSPM	T3GGO/DONE	T3GVAL T3GSS<1:0>			293
TMR3L				TMR	3L<7:0>				294
TMR3H				TMR	3H<7:0>				294
T3CKIPPS	_	—	_		T3CKIPPS<4:0>				
T3GPPS		—	_		T3GPPS<4:0>				162
T5CON	TMR5C	S<1:0>	T5CKP	S<1:0>	T5SOSC	T5SYNC	—	TMR5ON	292
T5GCON	TMR5GE	T5GPOL	T5GTM	T5GSPM	T5GGO/DONE	T5GVAL	T5GSS	S<1:0>	293
TMR5L				TMR	5L<7:0>				294
TMR5H				TMR	5H<7:0>				294
T5CKIPPS	_	—	_	T5CKIPPS<4:0>					
T5GPPS		—	_	T5GPPS<4:0>					162
T0CON0	T0EN	—	TOOUT	T016BIT				280	
CMxCON0	CxON	CxOUT	_	CxPOL	_	CxSP	CxHYS	CxSYNC	190
CCPTMRS	C4TSE	L<1:0>	C3TSE	L<1:0>	C2TSEL<	1:0>	C1TSE	L<1:0>	311
CCPxCON	CCPxEN	_	CCPxOUT	CCPxFMT	(CCPxMODE	<3:0>		308
CLCxSELy	—	_			LCxDyS<5	:0>			229
ADACT	_	_	—		ADA	CT<4:0>			246

TABLE 27-5:	SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1/3/5
-------------	---

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: PIC16(L)F18345 only.

2: Unimplemented, read as '1'.

30.6.10 SLEEP OPERATION

While in Sleep mode, the I²C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

30.6.11 EFFECTS OF A RESET

A Reset disables the MSSPx module and terminates the current transfer.

30.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSPx module is disabled. Control of the I²C bus may be taken when the P bit of the SSPxSTAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCL1IF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- · A Start Condition
- · A Repeated Start Condition
- An Acknowledge Condition

30.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the I²C port to its Idle state (Figure 30-32).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I²C bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is Idle and the S and P bits are cleared.

FIGURE 30-32: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



31.1.2.3 Receive Interrupts

The RCIF interrupt flag bit of the PIR1 register is set whenever the EUSART1 receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCIF interrupts are enabled by setting all of the following bits:

- RCIE, Interrupt Enable bit of the PIE1 register
- PEIE, Peripheral Interrupt Enable bit of the INTCON register
- GIE, Global Interrupt Enable bit of the INTCON register

The RCIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

31.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RC1STA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RC1REG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RC1STA register which resets the EUSART1. Clearing the CREN bit of the RC1STA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note: If all receive characters in the receive FIFO have framing errors, repeated reads of the RC1REG will not clear the FERR bit.

31.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RC1STA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RC1STA register or by resetting the EUSART1 by clearing the SPEN bit of the RC1STA register.

31.1.2.6 Receiving 9-bit Characters

The EUSART1 supports 9-bit character reception. When the RX9 bit of the RC1STA register is set the EUSART1 will shift nine bits into the RSR for each character received. The RX9D bit of the RC1STA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RC1REG.

31.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RC1STA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

^{© 2015-2016} Microchip Technology Inc.

PIC16(L)F18325/18345

FIGURE 31-7: AUTO-WAKE-UP BIT (WUE) TIMING DURING NORMAL OPERATION





FIGURE 31-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



31.3.4 BREAK CHARACTER SEQUENCE

The EUSART1 module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TX1STA register. The Break character transmission is then initiated by a write to the TX1REG. The value of data written to TX1REG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TX1STA register indicates when the transmit operation is active or idle, just as it does during normal transmission. See Figure 31-9 for the timing of the Break character sequence.

31.3.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART1 for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TX1REG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TX1REG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.


When the TX1REG becomes empty, as indicated by the TXIF, the next data byte can be written to TX1REG.

35.2 Standard Operating Conditions

		perating Conditions	
The sta	andard operating co	conditions for any device are defined as:	
•	ing Voltage: ing Temperature:	V DDMIN \leq V DD \leq V DDMAX TA_MIN \leq TA \leq TA_MAX	
-	Operating Supply		
	PIC16LF18325/183		
	Vddmin (F	(Fosc \leq 16 MHz)	+1.8V
	VDDMIN (F		+2.5V
	VDDMAX	· · · · · · · · · · · · · · · · · · ·	+3.6V
I	PIC16F18325/1834	345	
	Vddmin (F	(Fosc ≤ 16 MHz)	+2.3V
	Vddmin (F	(Fosc ≤ 32 MHz)	+2.5V
	VDDMAX		+5.5V
ΤΑ — Ο	Operating Ambien	ent Temperature Range	
I	Industrial Temperat	ature	
	TA_MIN		-40°C
	Та_мах		+85°C
I	Extended Tempera	rature	
	_		-40°C
		+	⊦125°C
Note	1: See Paramete	eter D002, DC Characteristics: Supply Voltage.	

16-Lead Ultra Thin Plastic Quad Flat, No Lead Package (JQ) - 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimensio	MIN		MAX	
Dimensio	IVIIIN	_	IVIAA	
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	X2			2.70
Optional Center Pad Length	Y2			2.70
Contact Pad Spacing	C1		4.00	
Contact Pad Spacing	C2		4.00	
Contact Pad Width (X16)	X1			0.35
Contact Pad Length (X16)	Y1			0.80

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2257A