

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	H8S/2000
Core Size	16-Bit
Speed	33MHz
Connectivity	I ² C, IrDA, SCI, SmartCard
Peripherals	DMA, POR, PWM, WDT
Number of I/O	83
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 10x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	128-BFQFP
Supplier Device Package	128-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df2367vf33wv

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Item	Page	Revisio	n (See Manu	al for I	Detai	ls)				
20.8 Serial Communication Interface Specification for Boot Mode	788	Description amended (b) Device Selection 								
(4) Inquiry and Selection States		 Size (one byte): Amount of device-code data This is fixed at 4 								
Figure 20.21	801	Descript	ion deleted							
Programming Sequence		(Before)	Programmin	g selec	tion ((H'4	2, H'	43, H'44)	
		(After) Programming selection (H'42, H'43)								
(9) Programming/Erasing	802	Descript	ion amended							
State		Prog	ramming Add	dress (f	our b	yte	s): St	art addr	ess f	for
Programming		-	ramming			-				
(b) 128-byte			ple of the siz	e speci	fied i	n re	espor	se to the	e pro	gramming
programming			nquiry				•		•	0 0
			H'00, H'01, H	'00. H'(00 : ⊢	1'00	0100	00)		
24.2 Register Bits	855	Table ar		,						
		Register Name	Bit 7 Bit 6	6 Bit		Bit TPC		Bit 3		
					51	11 0	-			
	874	Table ar	mended				-			
25.1.2 DC Characteristics	874		nended			11 0			Unit	Test
Characteristics Table 25.2 DC	874	Item Schmitt	Ports 1, 2, and 4*2,	Symbol	Min	0.2	Тур	Max	Unit V	Test Conditions
Characteristics	874	Item Schmitt trigger input		Symbol VT ⁻ VT ⁺	Min V _{cc}					
Characteristics Table 25.2 DC	874	Item Schmitt trigger input voltage	Ports 1, 2, and 4 ^{*2} , P50 to P53 ^{*2} , PA4 to PA7 ^{*2}	Symbol VT ⁻ VT ⁺ VT ⁺ – VT	Min V _{cc}	0.2		Max — V _{cc} 0.7 —	V V V	
Characteristics Table 25.2 DC	874	Item Schmitt trigger input	Ports 1, 2, and 4 ^{*2} , P50 to P53 ^{*2} ,	Symbol VT ⁻ VT ⁺	Min V _{cc}	0.2	Тур —	Max	V V	
Characteristics Table 25.2 DC	874	Item Schmitt trigger input voltage	Ports 1, 2, and 4 ⁸² , P50 to P53 ⁸³ , PA4 to PA7 ⁸² STBY, MD2 to MD0 RES, NMI, EMLE	Symbol VT ⁻ VT ⁺ VT ⁺ – VT	Min V _{cc} V _{cc} V _{cc} V _{cc}	0.2 0.07 0.9	Тур —	Max V _{cc} 0.7 V _{cc} +0.3 V _{cc} +0.3	V V V V	
Characteristics Table 25.2 DC	874	Item Schmitt trigger input voltage	Ports 1, 2, and 4 ^{#2} , P50 to P53 ^{#2} , PA4 to PA7 ^{#2} STBY, MD2 to MD0 RES, NMI, EMLE EXTAL	Symbol VT ⁻ VT ⁺ VT ⁺ – VT	Min V _{cc} - V _{cc} V _{cc} V _{cc} V _{cc}	0.2 0.07 0.9	Typ — — —	Max 	V V V V V	
Characteristics Table 25.2 DC	874	Item Schmitt trigger input voltage	Ports 1, 2, and 4 ⁸² , P50 to P53 ⁸³ , PA4 to PA7 ⁸² STBY, MD2 to MD0 RES, NMI, EMLE	Symbol VT ⁻ VT ⁺ VT ⁺ – VT	Min V _{cc} V _{cc} V _{cc} V _{cc}	0.2 0.07 0.9 0.9	Typ — — —	Max V _{cc} 0.7 V _{cc} +0.3 V _{cc} +0.3	V V V V	
Characteristics Table 25.2 DC	874	Item Schmitt trigger input voltage Input high voltage	Ports 1, 2, and 4 ⁴² , P50 to P53 ⁸² , PA4 to PA7 ⁸² STBY, MD2 to MD0 RES, NMI, EMLE EXTAL Port 3, P50 to P53 ⁸³ , port 8, [®] ports A to G ⁸³ Ports 4 and 9	Symbol VT VT' VT' - VT V ₃₁	$\begin{array}{c c} Min \\ V_{cc} \\ \hline \\ \hline \\ 2.2V \\ \hline \\ \hline \\ 2.2V \end{array}$	0.2 0.07 0.9 0.9	Typ — — —	Max V _{cc} 0.7 V _{cc} +0.3 V _{cc} +0.3 V _{cc} +0.3 V _{cc} +0.3 V _{cc} +0.3	V V V V V V V	
Characteristics Table 25.2 DC	874	Item Schmitt trigger input voltage	Ports 1, 2, and 4 ⁹² , P50 to P53 ⁸² , PA4 to PA7 ⁹² STBY, MD2 to MD0 RES, NMI, EMLE EXTAL Port 3, P50 to P53 ⁸³ , port 8, ports A to G ⁸⁵	Symbol VT ⁻ VT ⁺ VT ⁺ – VT	Min V _{cc} - V _{cc} V _{cc} V _{cc} V _{cc} 2.2V	0.2 0.07 0.9 0.9	Typ — — —	Max V _{cc} 0.7 V _{cc} +0.3 V _{cc} +0.3 V _{cc} +0.3 V _{cc} +0.3	V V V V V V	
Characteristics Table 25.2 DC	874	Item Schmitt trigger input voltage Input high voltage	Ports 1, 2, and 4 ³⁵ , P50 to P53 ⁸² , PA4 to PA7 ⁹² STBY, MD2 to MD0 RES, NMI, EMLE EXTAL Port 3, Ports A to G ⁸⁵ Ports 4 and 9 RES, STBY, MD2 to MD0, EMLE NMI, EXTAL	Symbol VT VT' VT' - VT V ₃₁	Min V _{cc} V _{cc} V _{cc} V _{cc} V _{cc} V _{cc} 2.2V -0.3	0.2 0.07 0.9 0.9	Typ — — —	Max V _{cc} 0.7 V _{cc} +0.3 V _{cc} 0.7	V V V V V V V V V	
Characteristics Table 25.2 DC	874	Item Schmitt trigger input voltage Input high voltage Input low voltage	Ports 1, 2, and 4 ⁴² , P50 to P53 ⁸² , PA4 to PA7 ⁸² STBY, MD2 to MD0 RES, NMI, EMLE EXTAL Port 3, P50 to P53 ⁸³ , port 8 th , ports A to G ⁴³ Ports 4 and 9 RES, STBY, MD2 to MD0, EMLE NMI, EXTAL Ports 3 to 5 ⁵⁰ , 8, 9, A to G ⁴⁵	Symbol VT VT' VT' - VT V _{st} - - - - - - - - - - - - -	Min V _{cc} + V _{cc} + V _{cc} + V _{cc} + Z.2V -0.3	0.2	Typ — — —	Max 	V V V V V V V V V V V V	<u>Conditions</u>
Characteristics Table 25.2 DC	874	Item Schmitt trigger input voltage Input high voltage Input low voltage Output high	Ports 1, 2, and 4 ⁴⁹² , P50 to P53 ⁸² , PA4 to PA7 ⁹² STBY, MD2 to MD0 RES, NMI, EMLE EXTAL Port 3, P50 to P53 ⁸³ , port 8 th , ports A to G ⁸³ Ports 4 and 9 RES, STBY, MD2 to MD0, EMLE NMI, EXTAL Ports 3 to 5 ⁸⁸⁹ , 8, 9,	Symbol VT VT' VT' - VT V ₃₁	Min V _{cc} V	0.2 0.07 0.9 0.7 0.9 0.7	Typ	Max V _{cc} 0.7 V _{cc} V _{cc} +0.3 V _{cc} 0.1 V _{cc} 0.2 V _{cc} 0.2	V V V V V V V V V V V V	Conditions
Characteristics Table 25.2 DC	874	Item Schmitt trigger input voltage Input high voltage Input low voltage Output high voltage	Ports 1, 2, and 4 ⁴⁹ , P50 to P53 ⁸² , PA4 to PA7 ⁹² STBY, MD2 to MD0 RES, NMI, EMLE EXTAL Port 3, P50 to P53 ⁸³ , port 8, ports A to G ⁸⁰ Ports 4 and 9 RES, STBY, MD2 to MD0, EMLE NMI, EXTAL Ports 3 to 5 ⁸⁰ , 8, 9, A to G ⁸³ All output pins	Symbol VT VT' - VT VT' - VT V _b - - - V _L V _L	Min V _{cc} + V _{cc} + V _{cc} + V _{cc} + Z.2V -0.3	0.2 0.07 0.9 0.7 0.9 0.7	Typ 	$\begin{array}{c c} \mbox{Max} & & & \\ \hline \\ \hline$	V V V V V V V V V V V V V V V	Conditions
Characteristics Table 25.2 DC	874	Item Schmitt trigger input voltage Input high voltage Input low voltage Output high	Ports 1, 2, and 4 ⁴² , P50 to P53 ⁸² , PA4 to PA7 ⁸² STBY, MD2 to MD0 RES, NMI, EMLE EXTAL Port 3, P50 to P53 ⁸³ , port 8 th , ports A to G ⁴³ Ports 4 and 9 RES, STBY, MD2 to MD0, EMLE NMI, EXTAL Ports 3 to 5 ⁵⁰ , 8, 9, A to G ⁴⁵	Symbol VT VT' VT' - VT V _{st} - - - - - - - - - - - - -	Min V _{cc} V	0.2 0.07 0.9 0.7 0.9 0.7	Typ	Max V _{cc} 0.7 V _{cc} V _{cc} +0.3 V _{cc} 0.1 V _{cc} 0.2 V _{cc} 0.2	V V V V V V V V V V V V	Conditions
Characteristics Table 25.2 DC	874	Item Schmitt trigger input voltage Input high voltage Input low voltage Output high voltage Output low	Ports 1, 2, and 4 ³⁵ , P50 to P53 ⁸² , PA4 to PA7 ⁹² STBY, MD2 to MD0 RES, NMI, EMLE EXTAL Port 3, P50 to P53 ⁸³ , port 8 th ports A to G ⁸⁵ Ports 4 and 9 RES, STBY, MD2 to MD0, EMLE NMI, EXTAL Ports 3 to 5 ⁴⁸¹ , 8, 9, A to G ⁸⁵¹ All output pins P32 to P35 ⁸⁴	Symbol VT VT' - VT VT' - VT V _b - - - V _L V _L	Min V _{cc} V	0.2 0.07 0.9 0.7 0.9 0.7	Typ	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	V V V V V V V V V V V V V V V V V V V	Conditions

2.7 Addressing Modes and Effective Address Calculation

The H8S/2000 CPU supports the eight addressing modes listed in table 2.11. Each instruction uses a subset of these addressing modes.

Arithmetic and logic operations instructions can use the register direct and immediate addressing modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit manipulation instructions can use register direct, register indirect, or absolute addressing mode to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:32,ERn)
4	Register indirect with post-increment	@ERn+
	Register indirect with pre-decrement	@-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24/@aa:32
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@@aa:8

Table 2.11 Addressing Modes

2.7.1 Register Direct—Rn

The register field of the instruction code specifies an 8-, 16-, or 32-bit general register which contains the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

2.7.2 Register Indirect—@ERn

The register field of the instruction code specifies an address register (ERn) which contains the address of a memory operand. If the address is a program instruction address, the lower 24 bits are valid and the upper 8 bits are all assumed to be 0 (H'00).

6.6.7 Row Address Output State Control

If the RAST bit is set to 1 in DRAMCR, the \overline{RAS} signal goes low from the beginning of the T_r state, and the row address hold time and DRAM read access time are changed relative to the fall of the \overline{RAS} signal. Use the optimum setting according to the DRAM connected and the operating frequency of this LSI. Figure 6.22 shows an example of the timing when the \overline{RAS} signal goes low from the beginning of the T_r state.




Figure 6.22 Example of Access Timing when \overline{RAS} Signal Goes Low from Beginning of T_r State (CAST = 0)

Bit	Bit Name	Initial Value	R/W	Description
3	DTIE1B	0	R/W	Data Transfer End Interrupt Enable 1B
2	DTIE1A	0	R/W	Data Transfer End Interrupt Enable 1A
1	DTIE0B	0	R/W	Data Transfer End Interrupt Enable 0B
0	DTIE0A	0	R/W	Data Transfer End Interrupt Enable 0A
				These bits enable or disable an interrupt to the CPU or DTC when transfer ends. If the DTIE bit is set to 1 when $DTE = 0$, the DMAC regards this as indicating the end of a transfer, and issues a transfer end interrupt request to the CPU or DTC.
				A transfer end interrupt can be canceled either by clearing the DTIE bit to 0 in the interrupt handling routine, or by performing processing to continue transfer by setting the transfer counter and address register again, and then setting the DTE bit to 1.



• P12/PO10/TIOCC0/TCLKA/TEND0

The pin function is switched as shown below according to the combination of the TPU channel 0 settings (by bits MD3 to MD0 in TMDR_0, bits IOC3 to IOC0 in TIORL_0, and bits CCLR2 to CCLR0 in TCR_0), bits TPSC2 to TPSC0 in TCR_0 to TCR_5, bit NDER10 in NDERH, bit TEE0 in DMATCR of DMAC and bit P12DDR.

TEE0		0 1						
TPU channel 2 settings	(1) in table below		(2) in table below					
P12DDR	_	0	0 1 1					
NDER10	_		0	1	_			
Pin function	TIOCO0 output	P12 input	P12 output	PO10 output	TEND0			
		TIOCC0 input*1 output						
		TC	CLKA input*2					

Notes: 1. TIOCC0 input when MD3 to MD0 = B'0000 and IOC3 to IOC0 = B'10××.

2. TCLKA input when the setting for any of TCR_0 to TCR_5 is TPSC2 to TPSC0 = B'100. TCLKA input when phase counting mode is set for channels 1 and 5.

TPU channel 0 settings	(2)	(1)	(2)	(1)	(1)	(2)
MD3 to MD0	B'0	000	B'001×	B'0010	B'00	011
IOC3 to IOC0	B'0000 B'0100 B'1×××	B'0001 to B'0011 B'0101 to B'0111	B'××00	Other than B'××00	Other than B'××00	
CCLR2, CCLR0	—	—	—	—	Other than B'101	B'101
Output function		Output compare output	—	PWM ^{*3} mode 1 output	PWM mode 2 output	—

Legend:

×: Don't care

Note: 3. TIOCD0 output disabled.

Output disabled and settings (2) effective when BFA = 1 or BFB = 1 in TMDR_0.

9.8 Port A

Port A is an 8-bit I/O port that also has other functions. The port A has the following registers.

- Port A data direction register (PADDR)
- Port A data register (PADR)
- Port A register (PORTA)
- Port A MOS zcontrol register (PAPCR)
- Port A open-drain control register (PAODR)
- Port function control register 0 (PFCR0)
- Port function control register 1 (PFCR1)



9.10.4 Port C MOS Pull-Up Control Register (PCPCR)

PCPCR controls the on/off state of MOS input pull-up of port C. PCPCR is valid in modes 4 and 7.

Bit	Bit Name	Initial Value	R/W	Description
7	PC7PCR	0	R/W	When $PCDDR = 0$ (input port), setting the
6	PC6PCR	0	R/W	corresponding bit to 1 turns on the MOS input pull- up for that pin.
5	PC5PCR	0	R/W	
4	PC4PCR	0	R/W	
3	PC3PCR	0	R/W	
2	PC2PCR	0	R/W	
1	PC1PCR	0	R/W	
0	PC0PCR	0	R/W	

9.10.5 Pin Functions

Port C pins also function as the pins for address outputs. The correspondence between the register specification and the pin functions is shown below.

• PC7/A7, PC6/A6, PC5/A5, PC4/A4, PC3/A3, PC2/A2, PC1/A1, PC0/A0

The pin function is switched as shown below according to the operating mode, bit EXPE, and bit PCDDR.

Operating mode	1, 2	2	ł		7			
EXPE	_	_	_	()	1		
PCnDDR	_	0	1	0	1	0	1	
Pin function	Address output	PCn input	Address output	PCn input	PCn output	PCn input	Address output	

Legend: n = 7 to 0

9.14 Port G

Port G is a 7-bit I/O port that also has other functions. The port G has the following registers.

- Port G data direction register (PGDDR)
- Port G data register (PGDR)
- Port G register (PORTG)
- Port Function Control Register 0 (PFCR0)

9.14.1 Port G Data Direction Register (PGDDR)

The individual bits of PGDDR specify input or output for the pins of port G.

PGDDR cannot be read; if it is, an undefined value will be read.

Bit	Bit Name	Initial Value	R/W	Description
7	_	0		Reserved
6	PG6DDR	0	W	• Modes 1, 2, 4, and 7 (when EXPE = 1)
5	PG5DDR	0	W	Pins PG6 and PG5 function as bus control
4	PG4DDR	0	W	input/output pins (BREQ and BACK) when the appropriate bus controller settings are made.
3	PG3DDR	0	W	Otherwise, these pins are I/O ports, and their
2	PG2DDR	0	W	functions can be switched with PGDDR. Pin PG4
1	PG1DDR	0	W	functions as the bus control input/output pin (BREQO) when the appropriate bus controller
0	PG0DDR	1/0*	W	settings are made. Otherwise, when the CS7E bit is set to 1, pin PG4 functions as the $\overline{CS7}$ output pin when PG4DDR is set to 1, and as an input port when the bit is cleared to 0. When the CS7E bit is cleared to 0, pin PG4 is an I/O port, and its function can be switched with PG4DDR. When the \overline{CS} output enable bits (CS3E to CS0E) are set to 1, pins PG3 to PG0 function as \overline{CS} output pins when the corresponding PGDDR bit is set to 1, and as input ports when the bit is cleared to 0. When CS3E to CS0E are cleared to 0, pins PG3 to PG0 are I/O ports, and their functions can be switched with PGDDR. • Mode 7 (when EXPE = 0) Pins PG6 to PG0 are I/O ports, and their functions can be switched with PGDDR.

Note: * PG0DDR is initialized to 1 in modes 1 and 2, and to 0 in modes 4 and 7.

10.4.5 PWM Modes

In PWM mode, PWM waveforms are output from the output pins. 0, 1, or toggle output can be selected as the output level in response to compare match of each TGR.

Settings of TGR registers can output a PWM waveform in the range of 0-% to 100-% duty.

Designating TGR compare match as the counter clearing source enables the cycle to be set in that register. All channels can be designated for PWM mode independently. Synchronous operation is also possible.

There are two PWM modes, as described below.

• PWM mode 1

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with TGRB and TGRC with TGRD. The outputs specified by bits IOA3 to IOA0 and IOC3 to IOC0 in TIOR are output from the TIOCA and TIOCC pins at compare matches A and C, respectively. The outputs specified by bits IOB3 to IOB0 and IOD3 to IOD0 in TIOR are output at compare matches B and D, respectively. The initial output value is the value set in TGRA or TGRC. If the set values of paired TGRs are identical, the output value does not change when a compare match occurs.

In PWM mode 1, a maximum 8-phase PWM output is possible.

• PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as duty registers. The output specified in TIOR is performed by means of compare matches. Upon counter clearing by a synchronization register compare match, the output value of each pin is the initial value set in TIOR. If the set values of the cycle and duty registers are identical, the output value does not change when a compare match occurs.

In PWM mode 2, a maximum 15-phase PWM output is possible by combined use with synchronous operation.

The correspondence between PWM output pins and registers is shown in table 10.30.



11.4.6 Example of Non-Overlapping Pulse Output (Example of Four-Phase Complementary Non-Overlapping Output)

Figure 11.9 shows an example in which pulse output is used for four-phase complementary non-overlapping pulse output.




Figure 11.9 Non-Overlapping Pulse Output Example (Four-Phase Complementary)

 Set up the TPU channel to be used as the output trigger channel so that TGRA and TGRB are output compare registers. Set the trigger period in TGRB and the non-overlap margin in TGRA, and set the counter to be cleared by compare match B. Set the TGIEA bit in TIER to 1 to enable the TGIA interrupt.

12.3.2 Time Constant Register A (TCORA)

TCORA is 8-bit readable/writable register. TCORA_0 and TCORA_1 comprise a single 16-bit register so they can be accessed together by a word transfer instruction.

The value in TCORA is continually compared with the value in TCNT. When a match is detected, the corresponding CMFA flag in TCSR is set to 1. Note, however, that comparison is disabled during the T_2 state of a TCORA write cycle.

The timer output from the TMO pin can be freely controlled by this compare match signal (compare match A) and the settings of bits OS1 and OS0 in TCSR.

TCORA is initialized to H'FF.

12.3.3 Time Constant Register B (TCORB)

TCORB is 8-bit readable/writable register. TCORB_0 and TCORB_1 comprise a single 16-bit register so they can be accessed together by a word transfer instruction.

TCORB is continually compared with the value in TCNT. When a match is detected, the corresponding CMFB flag in TCSR is set to 1. Note, however, that comparison is disabled during the T_2 state of a TCOBR write cycle.

The timer output from the TMO pin can be freely controlled by this compare match signal (compare match B) and the settings of bits OS3 and OS2 in TCSR.

TCORB is initialized to H'FF.

12.3.4 Timer Control Register (TCR)

TCR selects the clock source and the time at which TCNT is cleared, and controls interrupts.






Figure 12.4 Count Timing for External Clock Input

12.5.2 Timing of CMFA and CMFB Setting when Compare-Match Occurs

The CMFA and CMFB flags in TCSR are set to 1 by a compare match signal generated when the TCOR and TCNT values match. The compare match signal is generated at the last state in which the match is true, just before the timer counter is updated. Therefore, when TCOR and TCNT match, the compare match signal is not generated until the next incrementation clock input. Figure 12.5 shows this timing.





Figure 12.5 Timing of CMF Setting

12.8.4 Contention between Compare Matches A and B

If compare match events A and B occur at the same time, the 8-bit timer operates in accordance with the priorities for the output statuses set for compare match A and compare match B, as shown in table 12.4.

Table 12.4 Timer Output Priorities



12.8.5 Switching of Internal Clocks and TCNT Operation

TCNT may increment erroneously when the internal clock is switched over. Table 12.5 shows the relationship between the timing at which the internal clock is switched (by writing to the CKS1 and CKS0 bits) and the TCNT operation.

When the TCNT clock is generated from an internal clock, the falling edge of the internal clock pulse is detected. If clock switching causes a change from high to low level, as shown in case 3 in table 12.5, a TCNT clock pulse is generated on the assumption that the switchover is a falling edge. This increments TCNT.


The erroneous incrementation can also happen when switching between internal and external clocks.


14.3.7 Serial Status Register (SSR)

SSR is a register containing status flags of the SCI and multiprocessor bits for transfer. 1 cannot be written to flags TDRE, RDRF, ORER, PER, and FER; they can only be cleared. Some bit functions of SSR differ in normal serial communication interface mode and Smart Card interface mode.

Normal Serial Communication Interface Mode (When SMIF in SCMR is 0)


Bit	Bit Name	Initial Value	R/W	Description
7	TDRE	1	R/(W)*	Transmit Data Register Empty
				Indicates whether TDR contains transmit data.
				[Setting conditions]
				When the TE bit in SCR is 0
				 When data is transferred from TDR to TSR, and data writing to TDR is enabled.
				[Clearing conditions]
				 When 0 is written to TDRE after reading TDRE = 1
				• When the DMAC or DTC is activated by a TXI
				interrupt request and transfers data to TDR
6	RDRF	0	R/(W)*	Receive Data Register Full
				Indicates that the received data is stored in RDR.
				[Setting condition]
				When serial reception ends normally and receive data is transferred from RSR to RDR
				[Clearing conditions]
				 When 0 is written to RDRF after reading RDRF = 1
				When the DMAC or DTC is activated by an
				RXI interrupt and transferred data from RDR
				The RDRF flag is not affected and retains its previous value when the RE bit in SCR is cleared to 0. Exercise care because if reception of the next data is completed while the RDRF flag is set to 1, an overrun error occurs and receive data will be lost.







— Programming finished processing should be poerformed immediately after programming of the necessary data has completed. Caution is necessary because if an operation such as initialization processing, internal program downloading, rewriting an area of RAM that is a download destination, or MAT switching is performed before programming finished processing, programming will not take place correctly.



- 16. Determine the FPFR (general-purpose register R0L) value returned by the programming program.
- 17. After programming finishes, clear FKEY and specify software protection. If this LSI is restarted by a power-on reset immediately after user MAT programming has finished, secure a reset period (period of $\overline{\text{RES}} = 0$) that is at least as long as normal 100 µs.






Figure 20.13 Procedure for Programming User MAT in User Boot Mode

The difference between the programming procedures in user program mode and user boot mode is whether the MAT is switched or not as shown in figure 20.13.

In user boot mode, the user boot MAT can be seen in the flash memory space with the user MAT hidden in the background. The user MAT and user boot MAT are switched only while the user MAT is being programmed. Because the user boot MAT is hidden while the user MAT is being

Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
ADCSR	ADF	ADIE	ADST	_	СНЗ	CH2	CH1	CH0	A/D
ADCR	TRGS1	TRGS0	SCANE	SCANS	CKS1	CKS0	_	_	_
DADR2	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	D/A
DADR3	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
DACR23	DAOE3	DAOE2	DAE	_	_				_
TCR_0	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	TMR_0
TCR_1	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	TMR_1
TCSR_0	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1	OS0	-
TCSR_1	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS0	-
TCORA_0	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-
TCORA_1	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
TCORB_0	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
TCORB_1	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
TCNT_0	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
TCNT_1	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-
TCSR	OVF	WT/IT	TME	_	_	CKS2	CKS1	CKS0	WDT
TCNT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
RSTCSR	WOVF	RSTE	_	_	_	_	_	_	_
TSTR	_	_	CST5	CST4	CST3	CST2	CST1	CST0	TPU
TSYR	_	_	SYNC5	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	_
FCCS*7	_	_	_	FLER	_	_		SCO	FLASH
FPCS*7	_	_	_	PPVD	_	_	_	PPVS	-
FECS ^{*7}	_	_	_	_	_	_	_	EPVB	-
FLMCR1	_	SWE	ESU	PSU	EV	PV	E	Р	_
FKEY ^{*7}	K7	K6	K5	K4	K3	K2	K1	K0	-
FLMCR2	FLER	_	_	_	_	_	_	_	-
FMATS*7	MS7	MS6	MS5	MS4	MS3	MS2	MS1	MS0	-
FTDAR ^{*7}	TDER	TDA6	TDA5	TDA4	TDA3	TDA2	TDA1	TDA0	-
EBR1	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	-
EBR2	_	_	EB13	EB12	EB11	EB10	EB9	EB8	-
FVACR*7	FVCHGE	! —	_	_	FVSEL3	FVSEL2	FVSEL1	FVSEL0	-




Figure 25.20 Self-Refresh Timing (Return from Software Standby Mode: RAST = 0)




Figure 25.21 Self-Refresh Timing (Return from Software Standby Mode: RAST = 1)

Appendix

Instruction	1	2	3	4	5	6	7	8	9
BGE d:16	R:W 2nd	1 state of internal operation	R:W EA			-			
BLT d:16	R:W 2nd	1 state of internal operation	R:W EA						
BGT d:16	R:W 2nd	1 state of internal operation	R:W EA						
BLE d:16	R:W 2nd	1 state of internal operation	R:W EA						
BCLR #xx:3,Rd	R:W NEXT								
BCLR #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BCLR #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BCLR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BCLR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BCLR Rn,Rd	R:W NEXT								
BCLR Rn,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BCLR Rn,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BCLR Rn,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BCLR Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BIAND #xx:3,Rd	R:W NEXT								
BIAND #xx:3,@ERd	R:W 2nd	R:B EA	R:W NEXT						
BIAND #xx:3,@aa:8	R:W 2nd	R:B EA	R:W NEXT						