

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	42MHz
Connectivity	I ² C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
Number of I/O	34
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 7x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/nano120le3bn

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Watchdog Timer

- Clock Source from LIRC (Internal 10 kHz Low Speed Oscillator Clock)
- ♦ Selectable time-out period from 1.6 ms ~ 26 sec (depending on clock source)
- Interrupt or reset selectable when watchdog time-out
- ♦ Wake system up from Power-down mode
- Window Watchdog Timer(WWDT)
 - ◆ 6-bit down counter and 6-bit compare value to make the window period flexible
 - ♦ Selectable WWDT clock pre-scale counter to make WWDT time-out interval variable.

RTC

- Supports software compensation by setting frequency compensate register (FCR)
- Supports RTC counter (second, minute, hour) and calendar counter (day, month, year)
- Supports Alarm registers (second, minute, hour, day, month, year)
- ♦ Selectable 12-hour or 24-hour mode
- ◆ Automatic leap year recognition
- ◆ Supports periodic time tick interrupt with 8 periodic options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
- Wake system up from Power-down mode
- Supports 80 bytes spare registers and a snoop pin to clear the content of these spare registers

PWM/Capture

- ◆ Supports 2 PWM modules, each has two 16-bit PWM generators
- Provides eight PWM outputs or four complementary paired PWM outputs
- ◆ Each PWM generator equipped with one clock divider, one 8-bit prescaler, two clock selectors, and one Dead-zone generator for complementary paired PWM
- ♦ (Shared with PWM timers) with eight 16-bit digital capture timers provides eight rising/ falling/both capture inputs.
- Supports One-shot and Continuous mode
- Supports Capture interrupt

- Up to two 16-byte FIFO UART controllers
- UART ports with flow control (TX, RX, CTSn and RTSn)
- ◆ Supports IrDA (SIR) function
- Supports LIN function
- Supports RS-485 9 bit mode and direction control.
- Programmable baud rate generator
- Supports PDMA mode

2.2 Nano110 Features – LCD Line

- Core
 - ◆ ARM[®] Cortex[™]-M0 core running up to 42 MHz
 - One 24-bit system timer
 - Supports Low Power Sleep mode
 - ◆ Single-cycle 32-bit hardware multiplier
 - ◆ NVIC for the 32 interrupt inputs, each with 4-levels of priority
 - ◆ Serial Wire Debug supports with 2 watchpoints/4 breakpoints
- Brown-out
 - ♦ Built-in 2.5V/2.0V/1.7V BOD for wide operating voltage range operation
- Flash EPROM Memory
 - Runs up to 42 MHz with zero wait state for discontinuous address read access.
 - ♦ 64K/32K/123K bytes application program memory (APROM)
 - ◆ 4 KB In System Programming (ISP) loader program memory (LDROM)
 - Programmable data flash start address and memory size with 512 bytes page erase unit
 - In System Program (ISP)/In Application Program (IAP) to update on chip Flash EPROM
- SRAM Memory
 - ♦ 16K/8K bytes embedded SRAM
 - Supports DMA mode
- DMA: Supports 8 channels: one VDMA channel,6 PDMA channels, and one CRC channel
 - VDMA
 - Memory-to-memory transfer
 - Supports block transfer with stride
 - Supports word/half-word/byte boundary address
 - Supports address direction: increment and decrement
 - PDMA
 - Peripheral-to-memory, memory-to-peripheral, and memory-to-memory transfer
 - Supports word boundary address
 - Supports word alignment transfer length in memory-to-memory mode
 - Supports word/half-word/byte alignment transfer length in peripheral-tomemory and memory-to-peripheral mode
 - Supports word/half-word/byte transfer data width from/to peripheral
 - Supports address direction: increment, fixed, and wrap around
 - ◆ CRC

- Supports four common polynomials CRC-CCITT, CRC-8, CRC-16, and CRC-32
 - ◆ CRC-CCITT: X¹⁶ + X¹² + X⁵ + 1
 - \bullet CRC-8: $X^8 + X^2 + X + 1$
 - \bullet CRC-16: $X^{16} + X^{15} + X^2 + 1$
 - $\bullet \quad \text{CRC-32: } X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$
- Clock Control
 - ◆ Flexible selection for different applications
 - Built-in 12 MHz OSC, can be trimmed to 0.25% deviation within all temperature range when turning on auto-trim function (system must have external 32.768 kHz crystal input) otherwise 12 MHz OSC has 2 % deviation within all temperature range.
 - ♦ Low power 10 kHz OSC for watchdog and low power system operation
 - Supports one PLL, up to 120 MHz, for high performance system operation and USB application (48 MHz).
 - ◆ External 4~24 MHz crystal input for precise timing operation
 - External 32.768 kHz crystal input for RTC function and low power system operation
- GPIO
 - ◆ Three I/O modes:
 - Push-Pull output
 - Open-Drain output
 - Input only with high impendence
 - All inputs with Schmitt trigger
 - ◆ I/O pin configured as interrupt source with edge/level setting
 - Supports High Driver and High Sink I/O mode
 - ◆ Supports input 5V tolerance, except PA.0 ~ PA.7, PD.0 ~ PD.1 and PC.6 ~ PC.7)
- Timer
 - Supports 4 sets of 32-bit timers, each with 24-bit up-timer and one 8-bit prescale counter
 - Independent Clock Source for each timer
 - ◆ Provides one-shot, periodic, output toggle and continuous operation modes
 - Internal trigger event to ADC, DAC and PDMA module
 - Supports PDMA mode
 - Wake system up from Power-down mode
- Watchdog Timer
 - ◆ Clock Source from LIRC (Internal 10 kHz Low Speed Oscillator Clock)

- Selectable time-out period from 1.6 ms ~ 26 sec (depending on clock source)
- Interrupt or reset selectable when watchdog time-out
- ♦ Wake system up from Power-down mode
- Window Watchdog Timer(WWDT)
 - ♦ 6-bit down counter and 6-bit compare value to make the window period flexible
 - Selectable WWDT clock pre-scale counter to make WWDT time-out interval variable.

RTC

- Supports software compensation by setting frequency compensate register (FCR)
- Supports RTC counter (second, minute, hour) and calendar counter (day, month, year)
- ◆ Supports Alarm registers (second, minute, hour, day, month, year)
- ♦ Selectable 12-hour or 24-hour mode
- Automatic leap year recognition
- Supports periodic time tick interrupt with 8 periodic options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
- ♦ Wake system up from Power-down mode
- Supports 80 bytes spare registers and a snoop pin to clear the content of these spare registers

PWM/Capture

- ◆ Supports 2 PWM modules, each has two 16-bit PWM generators
- Provides eight PWM outputs or four complementary paired PWM outputs
- ◆ Each PWM generator equipped with one clock divider, one 8-bit prescaler, two clock selectors, and one Dead-zone generator for complementary paired PWM
- ♦ (Shared with PWM timers) with eight 16-bit digital capture timers provides eight rising/ falling/both capture inputs.
- Supports Capture interrupt

- Up to two 16-byte FIFO UART controllers
- ◆ UART ports with flow control (TX, RX, CTSn and RTSn)
- Supports IrDA (SIR) function
- Supports LIN function
- Supports RS-485 9 bit mode and direction control (Low Density Only)
- Programmable baud rate generator
- Supports PDMA mode
- Wake system up from Power-down mode
- SPI
 - Up to three sets of SPI controller

ADC

- ◆ 12-bit SAR ADC up to 2Msps conversion rate
- ◆ Up to 12-ch single-ended input from external pin (PA.0 ~ PA.7 and PD.0 ~ PD.3)
- Six internal channels from DAC0, DAC1, internal reference voltage (Int_VREF), Temperature sensor, AVDD, and AVSS
- Supports three reference voltage sources from VREF pin, internal reference voltage (Int_VREF), and AVDD.
- ♦ Single scan/single cycle scan/continuous scan
- Each channel with individual result register
- Only scan on enabled channels
- ◆ Threshold voltage detection (comparator function)
- ◆ Conversion start by software programming or external input
- Supports PDMA mode
- Supports up to four timer time-out events (TMR0, TMR1, TMR2, and TMR3) to enable ADC

DAC

- ◆ 12-bit monotonic output with 400K conversion rate
- Supports three reference voltage sources from VREF pin, internal reference voltage (Int_VREF), and AVDD.
- Synchronized update capability for two DACs (group function)
- Supports up to four timer time-out events (TMR0, TMR1, TMR2 and TMR3), software or PDMA to trigger DAC to conversion
- SmartCard (SC)
 - ◆ Compliant to ISO-7816-3 T=0, T=1
 - ◆ Supports up to three ISO-7816-3 ports
 - Separates receive / transmit 4 bytes entry FIFO for data payloads
 - Programmable transmission clock frequency
 - ◆ Programmable receiver buffer trigger level
 - ◆ Programmable guard time selection (11 ETU ~ 266 ETU)
 - A 24-bit and two 8-bit time-out counter for Answer to Reset (ATR) and waiting times processing
 - Supports auto inverse convention function
 - ◆ Supports stop clock level and clock stop (clock keep) function
 - ◆ Supports transmitter and receiver error retry and error limit function
 - Supports hardware activation sequence process
 - Supports hardware warm reset sequence process
 - Supports hardware deactivation sequence process
 - Supports hardware auto deactivation sequence when detect the card is removal

- Supports UART mode (Half Duplex)
- LCD
 - ◆ LCD driver for up to 4 COM x 40 SEG or 6 COM x 38 SEG
 - ♦ Supports Static, 1/2 bias and 1/3 bias voltage
 - ♦ Four display modes; Static, 1/2 duty, 1/3 duty, 1/4 duty, 1/5 duty and 1/6 duty.
 - Selectable LCD frequency by frequency divider
 - ◆ Configurable frame frequency
 - ◆ Internal Charge pump, adjustable contrast adjustment
 - ◆ Configurable Charge pump frequency
 - Blinking capability
 - ◆ Supports R-type/C-type method
 - ◆ LCD frame interrupt
- One built-in temperature sensor with 1 °C resolution
- 96-bit unique ID
- 128-bit unique customer ID
- Operating Temperature: -40 °C ~85 °C
- Packages:
 - ◆ All Green package (RoHS)
 - ◆ LQFP 128-pin(14x14) / 64-pin(10x10) / 64-pin(7x7)

2.3 Nano120 Features – USB Connectivity Line

- Core
 - ◆ ARM[®] Cortex[™]-M0 core running up to 42 MHz
 - ♦ One 24-bit system timer
 - Supports Low Power Sleep mode
 - ◆ Single-cycle 32-bit hardware multiplier
 - ♦ NVIC for the 32 interrupt inputs, each with 4-levels of priority
 - Serial Wire Debug supports with 2 watchpoints/4 breakpoints
- Brown-out
 - ♦ Built-in 2.5V/2.0V/1.7V BOD for wide operating voltage range operation
- Flash EPROM Memory
 - Runs up to 42 MHz with zero wait state for discontinuous address read access.
 - ♦ 64K/32K/123K bytes application program memory (APROM)
 - ◆ 4KB in system programming (ISP) loader program memory (LDROM)
 - Programmable data flash start address and memory size with 512 bytes page erase unit
 - ◆ In System Program (ISP)/In Application Program (IAP) to update on chip Flash EPROM
- SRAM Memory
 - ♦ 16K/8K bytes embedded SRAM
 - Supports PDMA mode
- DMA: Support 8 channels: one VDMA channel, 6 PDMA channels, and one CRC channel
 - ♦ VDMA
 - Memory-to-memory transfer
 - Supports block transfer with stride
 - Supports word/half-word/byte boundary address
 - Supports address direction: increment and decrement
 - PDMA
 - Peripheral-to-memory, memory-to-peripheral, and memory-to-memory transfer
 - Supports word boundary address
 - Supports word alignment transfer length in memory-to-memory mode
 - Supports word/half-word/byte alignment transfer length in peripheral-tomemory and memory-to-peripheral mode
 - Supports word/half-word/byte transfer data width from/to peripheral
 - Supports address: increment, fixed, and wrap around
 - ◆ CRC

- Interrupt or reset selectable on watchdog time-out
- Wake system up from Power-down mode
- Window Watchdog Timer(WWDT)
 - 6-bit down counter and 6-bit compare value to make the window period flexible
 - Selectable WWDT clock pre-scale counter to make WWDT time-out interval variable.

RTC

- Supports software compensation by setting frequency compensate register (FCR)
- Supports RTC counter (second, minute, hour) and calendar counter (day, month, year)
- Supports Alarm registers (second, minute, hour, day, month, year)
- ♦ Selectable 12-hour or 24-hour mode
- Automatic leap year recognition
- ◆ Supports periodic time tick interrupt with 8 periodic options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
- Wake system up from Power-down or Idle mode
- Support 80 bytes spare registers and a snoop pin to clear the content of these spare registers

PWM/Capture

- ◆ Supports 2 PWM module, each has two 16-bit PWM generators
- Provide eight PWM outputs or four complementary paired PWM outputs
- ◆ Each PWM generator equipped with one clock divider, one 8-bit prescaler, two clock selectors, and one Dead-Zone generator for complementary paired PWM
- ♦ (Shared with PWM timers) with eight 16-bit digital capture timers provides eight rising/ falling/both capture inputs.
- Supports one shot and continuous mode
- Supports Capture interrupt

- Up to two 16-byte FIFO UART controllers
- ◆ UART ports with flow control (TX, RX, CTSn and RTSn)
- Supports IrDA (SIR) function
- Supports LIN function
- Supports RS-485 9 bit mode and direction control. (Low Density Only)
- Programmable baud rate generator
- Supports PDMA mode
- Wake system up from Power-down mode
- SPI
 - Up to three sets of SPI controller

ADC

- 12-bit SAR ADC up to 2Msps conversion rate
- Up to 12-ch single-ended input from external pin (PA.0 ~ PA.7 and PD.0 ~ PD.3).
- ◆ Six internal channels from DAC0, DAC1, internal reference voltage (Int_VREF), Temperature sensor, AVDD, and AVSS.
- Supports three reference voltage sources from VREF pin, internal reference voltage (Int_VREF), and AVDD
- ◆ Supports single scan, single cycle scan, and continuous scan modes
- ◆ Each channel with individual result register
- ♦ Only scan on enabled channels
- Threshold voltage detection (comparator function)
- ◆ Conversion start by software programming or external input
- Supports PDMA mode
- Supports up to four timer time-out events (TMR0, TMR1, TMR2 and TMR3) to enable ADC

DAC

- ◆ 12-bit monotonic output with 400K conversion rate
- Supports three reference voltage sources from VREF pin, internal reference voltage (Int_VREF), and AVDD.
- Synchronized update capability for two DACs (group function)
- Supports up to four timer time-out event (TMR0, TMR1, TMR2 and TMR3), software or PDMA to trigger DAC to conversion

SmartCard (SC)

- ◆ Compliant to ISO-7816-3 T=0, T=1
- Supports up to three ISO-7816-3 ports
- Separates receive / transmit 4 bytes entry FIFO for data payloads
- Programmable transmission clock frequency
- Programmable receiver buffer trigger level
- Programmable guard time selection (11 ETU ~ 266 ETU)
- A 24-bit and two 8-bit time-out counter for Answer to Reset (ATR) and waiting times processing
- Supports auto inverse convention function
- ◆ Supports stop clock level and clock stop (clock keep) function
- ◆ Supports transmitter and receiver error retry and error limit function
- Supports hardware activation sequence process
- Supports hardware warm reset sequence process
- Supports hardware deactivation sequence process
- Supports hardware auto deactivation sequence when detect the card is removal

- Supports UART mode (Half Duplex)
- USB 2.0 Full-Speed Device
 - ◆ One set of USB 2.0 FS Device 12 Mbps
 - ♦ On-chip USB Transceiver
 - Provides 1 interrupt source with 4 interrupt events
 - ◆ Supports Control, Bulk In/Out, Interrupt and Isochronous transfers
 - ♦ Auto suspend function when no bus signaling for 3 ms
 - Provides 8 programmable endpoints
 - ♦ Includes 512 Bytes internal SRAM as USB buffer
 - Provides remote wake-up capability
- EBI (External bus interface) support
 - ♦ Accessible space: 64 KB in 8-bit mode or 128 KB in 16-bit mode
 - Supports 8bit/16bit data width
 - Supports byte write in 16-bit Data Width mode
- One built-in temperature sensor with 1°C resolution
- 96-bit unique ID
- 128-bit unique customer ID
- Operating Temperature: -40 ℃~85 ℃
- Packages:
 - ◆ All Green package (RoHS)
 - ◆ LQFP 128-pin(14x14) / 64-pin(7x7) / 48-pin(7x7)

- WDT can wake system up from Power-down mode
- Window Watchdog Timer(WWDT)
 - ♦ 6-bit down counter and 6-bit compare value to make the window period flexible
 - Selectable WWDT clock pre-scale counter to make WWDT time-out interval variable.

RTC

- ◆ Supports software compensation by setting frequency compensate register (FCR)
- Supports RTC counter (second, minute, hour) and calendar counter (day, month, year)
- ◆ Supports Alarm registers (second, minute, hour, day, month, year)
- ♦ Selectable 12-hour or 24-hour mode
- ◆ Automatic leap year recognition
- ◆ Supports periodic time tick interrupt with 8 periodic options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
- ♦ Wake system up from Power-down or Idle mode
- Supports 80 bytes spare registers and a snoop pin to clear the content of these spare registers

PWM/Capture

- ◆ Supports 2 PWM module, each with two 16-bit PWM generators
- Provides eight PWM outputs or four complementary paired PWM outputs
- ◆ Each PWM generator equipped with one clock divider, one 8-bit prescaler, two clock selectors, and one Dead-Zone generator for complementary paired PWM
- (Shared with PWM timers) with eight 16-bit digital capture timers provides eight rising/ falling/both capture inputs.
- Supports Capture interrupt

- ◆ Up to two 16-byte FIFO UART controllers
- UART ports with flow control (TX, RX, CTSn and RTSn)
- ◆ Supports IrDA (SIR) function
- Supports LIN function
- Supports RS-485 9 bit mode and direction control (Low Density Only)
- Programmable baud rate generator
- Supports PDMA mode
- ♦ Wake system up from Power-down or Idle mode
- SPI
 - Up to 3 sets of SPI controller
 - Master up to 32 MHz, and Slave up to 16 MHz
 - Supports SPI/MICROWIRE Master/Slave mode



3.2.4 NuMicro™ Nano130 Advanced Line Selection Guide

Part No.	Flash	SRAM	Data Flash	ISP ROM	1/0	Timer		Conne	ctivity		I2S	PWM	ADC	RTC	EBI	IRC 10KHz	PDMA	LCD	DAC	ISO-	ISP	Package
Part No.	(Kbytes)	(Kbytes)	Data Flash	(Kbytes)	1/0	(32-bit)	UART	SPI	I2C	USB	125	(16-bit	(12-bit)	(12-bit)		12MHz	PDIVIA	LCD	(12-bit)	7816-3	ICP	Package
NANO130SC2BN	32K	8K	Configurable	4K	up to 47	4x32-bit	5	3	2	1	1	7	7	V		٧	8	4x31, 6x29	2	3	٧	LQFP64
NANO130SD2BN	64K	8K	Configurable	4K	up to 47	4x32-bit	5	3	2	1	1	7	7	V		V	8	4x31, 6x29	2	3	٧	LQFP64
NANO130SD3BN	64K	16K	Configurable	4K	up to 47	4x32-bit	5	3	2	1	1	7	7	V		٧	8	4x31, 6x29	2	3	٧	LQFP64
NANO130SE3BN	128K	16K	Configurable	4K	up to 47	4x32-bit	5	3	2	1	1	7	7	٧	-	٧	8	4x31, 6x29	2	3	V	LQFP64
NANO130KC2BN	32K	8K	Configurable	4K	up to 86	4x32-bit	5	3	2	1	1	8	8	٧	٧	٧	8	4x40, 6x38	2	3	V	LQFP128
NANO130KD2BN	64K	8K	Configurable	4K	up to 86	4x32-bit	5	3	2	1	1	8	8	V	٧	V	8	4x40, 6x38	2	3	٧	LQFP128
NANO130KD3BN	64K	16K	Configurable	4K	up to 86	4x32-bit	5	3	2	1	1	8	8	V	٧	٧	8	4x40, 6x38	2	3	٧	LQFP128
NANO130KE3BN	128K	16K	Configurable	4K	up to 86	4x32-bit	5	3	2	1	1	8	8	V	V	V	8	4x40, 6x38	2	3	V	LQFP128

LQFP64 : 7x7, pitch 0.4 mm ; LQFP128 : 14x14, pitch 0.4 mm

Table 3-4 Nano130 Advanced Line Selection Table

3.3.3.3 NuMicro™ Nano120 LQFP 48-pin




Figure 3-9 NuMicro[™] Nano120 LQFP 48-pin Diagram

	Pin No).		Pin			
LQFP 128-pin	LQFP 64-pin	LQFP/QFN 48-pin	Pin Name	Type	Description		
			SPI1_MOSI1	1/0	SPI1 2 nd MOSI (Master Out, Slave In) pin		
			PWM1_CH1	0	PWM1 Channel1 output		
		; 	SNOOPER	ı	Snooper pin		
			INT1	ı	External interrupt 1		
			I2C0_SCL	0	I ² C0 clock pin		
			PC.12	1/0	General purpose digital I/O pin		
			SPI1_MISO1	I/O	SPI1 2 nd MISO (Master In, Slave Out) pin		
71			PWM1_CH0	0	PWM1 Channel0 output		
			INT0	ı	External interrupt0 input pin		
			I2C0_SDA	I/O	I ² C0 data I/O pin		
	33		PC.11	I/O	General purpose digital I/O pin		
72			SPI1_MOSI0	I/O	SPI1 1st MOSI (Master Out, Slave In) pin		
			UART1_TXD	0	UART1 Data transmitter output pin		
	34		PC.10	I/O	General purpose digital I/O pin		
73			SPI1_MISO0	I/O	SPI1 1 st MISO (Master In, Slave Out) pin		
			UART1_RXD	I	UART1 Data receiver input pin		
			PC.9	I/O	General purpose digital I/O pin		
74	35		SPI1_CLK	I/O	SPI1 serial clock pin		
			I2C1_SCL	I/O	I ² C1 clock pin		
			PC.8	1/0	General purpose digital I/O pin		
75			SPI1_SS0	1/0	SPI1 1 st slave select pin		
75	36		EBI_MCLK	0	EBI external clock output pin		
			I2C1_SDA	1/0	I ² C1 data I/O pin		
			PA.15	1/0	General purpose digital I/O pin		
			PWM0_CH3	1/0	PWM0 Channel3 output		
70	o=	25	I2S_MCLK	0	I ² S master clock output pin		
76	37	25	TC3	I	Timer3 capture input		
			SC0_PWR	0	SmartCard0 Power pin		
			UART0_TXD	0	UART0 Data transmitter output pin		
77	38	26	PA.14	I/O	General purpose digital I/O pin		


	Pin No.				
LQFP 128-pin	LQFP 64-pin	LQFP 48-pin	Pin Name	Pin Type	Description
			I2C1_SDA	I/O	I ² C1 data I/O pin
			EBI_nWR	0	EBI write enable output pin
			SC0_PWR	0	SmartCard0 Power pin
			SPI2_MISO0	I/O	SPI2 1st MISO (Master In, Slave Out) pin
			LCD_SEG8	0	LCD segment output 8 at LQFP64
			LCD_SEG22	0	LCD segment output 22 at LQFP128
			PA.9	I/O	General purpose digital I/O pin
			I2C0_SCL	I/O	I ² C0 clock pin
44	0		SC0_DAT	I/O	SmartCard0 DATA pin(SC0_UART_RXD)
11	8		SPI2_CLK	I/O	SPI2 serial clock pin
			LCD_SEG7	0	LCD segment output 7 at LQFP64
			LCD_SEG21	0	LCD segment output 21 at LQFP128
	9		PA.8	I/O	General purpose digital I/O pin
			I2C0_SDA	I/O	I ² C0 data I/O pin
12			SC0_CLK	0	SmartCard0 clock pin(SC0_UART_TXD)
12			SPI2_SS0	I/O	SPI2 1 st slave select pin
			LCD_SEG6	0	LCD segment output 6 at LQFP64
			LCD_SEG20	0	LCD segment output 20 at LQFP128
12			PD.8	I/O	General purpose digital I/O pin
13			LCD_SEG19	0	LCD segment output 19 at LQFP128
44			PD.9	I/O	General purpose digital I/O pin
14			LCD_SEG18	0	LCD segment output 18 at LQFP128
15			PD.10	I/O	General purpose digital I/O pin
15			LCD_SEG17	0	LCD segment output 17 at LQFP128
10			PD.11	I/O	General purpose digital I/O pin
16			LCD_SEG16	0	LCD segment output 16 at LQFP128
47			PD.12	I/O	General purpose digital I/O pin
17			LCD_SEG15	0	LCD segment output 15 at LQFP128
10			PD.13	I/O	General purpose digital I/O pin
18			LCD_SEG14	0	LCD segment output 14 at LQFP128

		Pin No.				
VSS			_	Pin Name	Pin Type	Description
31	29	16		VSS	Р	Ground
VSS	30			VSS	Р	Ground
PE.12 I/O General purpose digital I/O pin	31			vss	Р	Ground
Second S	32			vss	Р	Ground
UART1_CTSn	22			PE.12	I/O	General purpose digital I/O pin
34	33			UART1_CTSn	I	UART1 Clear to Send input pin
UART1_RTSn	24			PE.11	I/O	General purpose digital I/O pin
Section Sect	34			UART1_RTSn	0	UART1 Request to Send output pin
UART1_TXD O UART1 Data transmitter output pin	25			PE.10	I/O	General purpose digital I/O pin
Section Sect	33			UART1_TXD	0	UART1 Data transmitter output pin
UART1_RXD	26			PE.9	I/O	General purpose digital I/O pin
CD_SEG9	30			UART1_RXD	I	UART1 Data receiver input pin
LCD_SEG9	37			PE.8	I/O	General purpose digital I/O pin
18	31			LCD_SEG9	0	LCD segment output 9 at LQFP128
LCD_SEG8	38			PE.7	I/O	General purpose digital I/O pin
40	30			LCD_SEG8	0	LCD segment output 8 at LQFP128
41	39					NC
17 PB.0 I/O General purpose digital I/O pin	40					NC
17 PB.0 I/O General purpose digital I/O pin	41					NC
PB.0	42					NC
17 UARTO_RXD I	43					NC
SPI1_MOSI0 I/O SPI1 1st MOSI (Master Out, Slave In) pin LCD_SEG1 O LCD segment output 1 at LQFP64 (or LD_COM5) LCD_SEG7 O LCD segment output 7 at LQFP128 PB.1 I/O General purpose digital I/O pin UARTO_TXD O UARTO Data transmitter output pin				PB.0	I/O	General purpose digital I/O pin
LCD_SEG1 O LCD_SEG1 O LCD segment output 1 at LQFP64 (or LD_COM5) LCD_SEG7 O LCD segment output 7 at LQFP128 PB.1 VO General purpose digital I/O pin UART0_TXD O UART0 Data transmitter output pin				UART0_RXD	I	UART0 Data receiver input pin
LCD_SEGT LD_COM5) LCD_SEGT O LCD segment output 7 at LQFP128 PB.1 I/O General purpose digital I/O pin UARTO_TXD O UARTO Data transmitter output pin	44	17	17	SPI1_MOSI0	I/O	SPI1 1st MOSI (Master Out, Slave In) pin
PB.1 I/O General purpose digital I/O pin UARTO_TXD O UARTO Data transmitter output pin				LCD_SEG1	0	LCD segment output 1 at LQFP64 (or as LD_COM5)
45 18 UARTO_TXD O UARTO Data transmitter output pin				LCD_SEG7	0	LCD segment output 7 at LQFP128
		_		PB.1	I/O	General purpose digital I/O pin
SPI1_MISO0 I/O SPI1 1 st MISO (Master In, Slave Out) pin	45	18		UART0_TXD	0	UARTO Data transmitter output pin
				SPI1_MISO0	I/O	SPI1 1 st MISO (Master In, Slave Out) pin



	Pin No.						
	LQFP 128-pin	LQFP 64-pin	LQFP 48-pin	Pin Name	Pin Type	Description	
	29	16		vss	Р	Ground	
	30			VSS	Р	Ground	
	31			VSS	Р	Ground	
	32			VSS	Р	Ground	
	33			PE.12	I/O	General purpose digital I/O pin	
	34			PE.11	I/O	General purpose digital I/O pin	
ľ	35			PE.10	I/O	General purpose digital I/O pin	
	36			PE.9	I/O	General purpose digital I/O pin	
Ī	37			PE.8	I/O	General purpose digital I/O pin	
	31			LCD_SEG9	0	LCD segment output 9 at LQFP128	
ľ	38			PE.7	I/O	General purpose digital I/O pin	
	30			LCD_SEG8	0	LCD segment output 8 at LQFP128	
	39					NC	
	40	17		USB_VBUS	USB	POWER SUPPLY: From USB Host or HUB.	
	41	18		USB_VDD33_CAP	USB	Internal Power Regulator Output 3.3V Decoupling Pin	
	42	19		USB_D-	USB	USB Differential Signal D-	
	43	20		USB_D+	USB	USB Differential Signal D+	
				PB.0	I/O	General purpose digital I/O pin	
		21		UART0_RXD	I	UART0 Data receiver input pin	
	44			SPI1_MOSI0	I/O	SPI1 1 st MOSI (Master Out, Slave In) pin	
þ						LCD_SEG1	0
				LCD_SEG7	0	LCD segment output 7 at LQFP128	
	45			PB.1	I/O	General purpose digital I/O pin	
1		22		UART0_TXD	0	UART0 Data transmitter output pin	
			22	SPI1_MISO0	I/O	SPI1 1 st MISO (Master In, Slave Out) pin	
				LCD_SEG0	0	LCD segment output 0 at LQFP64 (or as LCD_COM4)	
				LCD_SEG6	0	LCD segment output 6 at LQFP128	
ſ	46	23		PB.2	I/O	General purpose digital I/O pin	
	40	23		UART0_RTSn	0	UART0 Request to Send output pin	







Pin No.									
LQFP 128-pin	LQFP 64-pin	LQFP 48-pin	Pin Name	Pin Type	Description				
			LCD_SEG39*	AO	LCD segment output 39 at LQFP128				
			PA.5	I/O	General purpose digital I/O pin				
			AD5	Al	ADC analog input5				
			EBI_AD8	I/O	EBI Address/Data bus bit8				
94	49		SC2_RST	0	SmartCard2 RST pin				
			I2C0_SCL	I/O	I ² C0 clock pin				
			LCD_SEG20*	AO	LCD segment output 20 at LQFP64				
			LCD_SEG38*	AO	LCD segment output 38 at LQFP128				
			PA.6	I/O	General purpose digital I/O pin				
			AD6	AI	ADC analog input6				
	50		EBI_AD7	I/O	EBI Address/Data bus bit7				
95			TC3	I	Timer3 capture input				
95			SC2_CLK	0	SmartCard2 clock pin(SC2_UART_TXD)				
			PWM0_CH3	0	PWM0 Channel3 output				
			LCD_SEG19*	AO	LCD segment output 19 at LQFP64				
			LCD_SEG37*	AO	LCD segment output 37 at LQFP128				
			PA.7	I/O	General purpose digital I/O pin				
			AD7	AI	ADC analog input7				
			EBI_AD6	I/O	EBI Address/Data bus bit6				
96			TC2	ı	Timer2 capture input				
			SC2_DAT	I/O	SmartCard2 DATA pin(SC2_UART_RXD)				
			PWM0_CH2	0	PWM0 Channel2 output				
			LCD_SEG36*	AO	LCD segment output 36 output at LQFP128				
97	51		VREF	AP	Voltage reference input for ADC				
98					NC				
99	52		AVDD	AP	Power supply for internal analog circuit				
			PD.0	I/O	General purpose digital I/O pin				
400			UART1_RXD	I	UART1 Data receiver input pin				
100			SPI2_SS0	I/O	SPI2 1 st slave select pin				
			SC1_CLK	0	SmartCard1 clock pin(SC1_UART_TXD)				

4.3 LQFP64 (7x7x1.4 mm footprint 2.0 mm)

