

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 16MHz |
| Connectivity | - |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 3 |
| Program Memory Size | 896B (512 x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 64 x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 3x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 8-VDFDN Exposed Pad |
| Supplier Device Package | 8-DFN (2x3) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic10lf322t-i-mc |

2.2 Data Memory Organization

The data memory is in one bank, which contains the General Purpose Registers (GPR) and the Special Function Registers (SFR). The RP<1:0> bits of the STATUS register are the bank select bits.

RP1 RP0

0 0 → Bank 0 is selected

The bank extends up to 7Fh (128 bytes). The lower locations of the bank are reserved for the Special Function Registers. Above the Special Function Registers are the General Purpose Registers, implemented as Static RAM.

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 64 x 8 in the PIC10(L)F320/322. Each register is accessed, either directly or indirectly, through the File Select Register (FSR) (see **Section 2.4 “Indirect Addressing, INDF and FSR Registers”**).

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Table 2-3). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the “core” are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

REGISTER 2-1: STATUS: STATUS REGISTER

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R-1/q | R-1/q | R/W-x/u | R/W-x/u | R/W-x/u |
|---------|---------|---------|------------------------|------------------------|---------|---------|---------|
| IRP | RP1 | RP0 | $\overline{\text{TO}}$ | $\overline{\text{PD}}$ | Z | DC | C |
| bit 7 | | | | | | | bit 0 |

Legend:

| | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | q = Value depends on condition |

| | |
|---------|--|
| bit 7 | IRP: Reserved ⁽²⁾ |
| bit 6-5 | RP<1:0>: Reserved ⁽²⁾ |
| bit 4 | TO: Time-out bit 1 = After power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out occurred |
| bit 3 | PD: Power-Down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction |
| bit 2 | Z: Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero |
| bit 1 | DC: Digit Carry/Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) ⁽¹⁾ 1 = A carry-out from the 4th low-order bit of the result occurred 0 = No carry-out from the 4th low-order bit of the result |
| bit 0 | C: Carry/Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) ⁽¹⁾ 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred |

Note 1: For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low-order bit of the source register.

2: Maintain as '0'.

PIC10(L)F320/322

TABLE 2-3: SPECIAL FUNCTION REGISTER SUMMARY (BANK 0)

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other resets |
|---------|------------|--|-------------|---------|-----------------|------------------|---------|----------------------|------------------|-------------------|---------------------------|
| Bank 0 | | | | | | | | | | | |
| 00h | INDF | Addressing this location uses contents of FSR to address data memory (not a physical register) | | | | | | | | xxxx xxxx | xxxx xxxx |
| 01h | TMR0 | Timer0 Module Register | | | | | | | | xxxx xxxx | uuuu uuuu |
| 02h | PCL | Program Counter (PC) Least Significant Byte | | | | | | | | 0000 0000 | 0000 0000 |
| 03h | STATUS | IRP | RP1 | RP0 | \overline{TO} | \overline{PD} | Z | DC | C | 0001 1xxx | 000q quuu |
| 04h | FSR | Indirect Data Memory Address Pointer | | | | | | | | xxxx xxxx | uuuu uuuu |
| 05h | PORTA | — | — | — | — | RA3 | RA2 | RA1 | RA0 | ---- xxxx | ---- uuuu |
| 06h | TRISA | — | — | — | — | — ⁽¹⁾ | TRISA2 | TRISA1 | TRISA0 | ---- 1111 | ---- 1111 |
| 07h | LATA | — | — | — | — | — | LATA2 | LATA1 | LATA0 | ---- -xxx | ---- -uuu |
| 08h | ANSELA | — | — | — | — | — | ANSA2 | ANSA1 | ANSA0 | ---- -111 | ---- -111 |
| 09h | WPUA | — | — | — | — | WPUA3 | WPUA2 | WPUA1 | WPUA0 | ---- 1111 | ---- 1111 |
| 0Ah | PCLATH | — | — | — | — | — | — | — | PCLH0 | ---- ---0 | ---- ---0 |
| 0Bh | INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 0000 0000 | 0000 000u |
| 0Ch | PIR1 | — | ADIF | — | NCO1IF | CLC1IF | — | TMR2IF | — | -0-0 0-0- | -0-0 0-0- |
| 0Dh | PIE1 | — | ADIE | — | NCO1IE | CLC1IE | — | TMR2IE | — | -0-0 0-0- | -0-0 0-0- |
| 0Eh | OPTION_REG | \overline{WPUEN} | INTEDG | T0CS | T0SE | PSA | PS<2:0> | | | 1111 1111 | uuuu uuuu |
| 0Fh | PCON | — | — | — | — | — | — | \overline{POR} | \overline{BOR} | ---- --qq | ---- --uu |
| 10h | OSCCON | — | IRCF<2:0> | | | HFIOFR | — | LFIOFR | HFIOFS | -110 0-00 | -110 0-00 |
| 11h | TMR2 | Timer2 Module Register | | | | | | | | 0000 0000 | 0000 0000 |
| 12h | PR2 | Timer2 Period Register | | | | | | | | 1111 1111 | 1111 1111 |
| 13h | T2CON | — | TOUTPS<3:0> | | | | TMR2ON | T2CKPS<1:0> | | -000 0000 | -000 0000 |
| 14h | PWM1DCL | PWM1DCL<1:0> | | — | — | — | — | — | — | xx-- ---- | uu-- ---- |
| 15h | PWM1DCH | PWM1DCH<7:0> | | | | | | | | xxxx xxxx | uuuu uuuu |
| 16h | PWM1CON | PWM1EN | PWM1OE | PWM1OUT | PWM1POL | — | — | — | — | 0000 ---- | 0000 ---- |
| 17h | PWM2DCL | PWM2DCL<1:0> | | — | — | — | — | — | — | xx-- ---- | uu-- ---- |
| 18h | PWM2DCH | PWM2DCH<7:0> | | | | | | | | xxxx xxxx | uuuu uuuu |
| 19h | PWM2CON | PWM2EN | PWM2OE | PWM2OUT | PWM2POL | — | — | — | — | 0000 ---- | 0000 ---- |
| 1Ah | IOCAP | — | — | — | — | IOCAP3 | IOCAP2 | IOCAP1 | IOCAP0 | ---- 0000 | ---- 0000 |
| 1Bh | IOCAN | — | — | — | — | IOCAN3 | IOCAN2 | IOCAN1 | IOCAN0 | ---- 0000 | ---- 0000 |
| 1Ch | IOCAF | — | — | — | — | IOCAF3 | IOCAF2 | IOCAF1 | IOCAF0 | ---- 0000 | ---- 0000 |
| 1Dh | FVRCON | FVREN | FVRRDY | TSEN | TSRNG | — | — | ADFVR<1:0> | | 0x00 --00 | 0x00 --00 |
| 1Eh | ADRES | A/D Result Register | | | | | | | | xxxx xxxx | uuuu uuuu |
| 1Fh | ADCON | ADCS<2:0> | | | CHS<2:0> | | | $\overline{GO/DONE}$ | ADON | 0000 0000 | 0000 0000 |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.
Shaded locations are unimplemented, read as '0'.

Note 1: Unimplemented, read as '1'.

PIC10(L)F320/322

8.6 Watchdog Control Register

REGISTER 8-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

| U-0 | U-0 | R/W-0/0 | R/W-1/1 | R/W-0/0 | R/W-1/1 | R/W-1/1 | R/W-0/0 |
|-------|-----|------------|---------|---------|---------|---------|---------|
| — | — | WDTPS<4:0> | | | | | SWDTEN |
| bit 7 | | bit 0 | | | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set '0' = Bit is cleared

bit 7-6 **Unimplemented:** Read as '0'

bit 5-1 **WDTPS<4:0>:** Watchdog Timer Period Select bits⁽¹⁾

Bit Value = Prescale Rate

11111 = Reserved. Results in minimum interval (1:32)

•
•
•

10011 = Reserved. Results in minimum interval (1:32)

10010 = 1:8388608 (2^{23}) (Interval 256s nominal)

10001 = 1:4194304 (2^{22}) (Interval 128s nominal)

10000 = 1:2097152 (2^{21}) (Interval 64s nominal)

01111 = 1:1048576 (2^{20}) (Interval 32s nominal)

01110 = 1:524288 (2^{19}) (Interval 16s nominal)

01101 = 1:262144 (2^{18}) (Interval 8s nominal)

01100 = 1:131072 (2^{17}) (Interval 4s nominal)

01011 = 1:65536 (Interval 2s nominal) (Reset value)

01010 = 1:32768 (Interval 1s nominal)

01001 = 1:16384 (Interval 512 ms nominal)

01000 = 1:8192 (Interval 256 ms nominal)

00111 = 1:4096 (Interval 128 ms nominal)

00110 = 1:2048 (Interval 64 ms nominal)

00101 = 1:1024 (Interval 32 ms nominal)

00100 = 1:512 (Interval 16 ms nominal)

00011 = 1:256 (Interval 8 ms nominal)

00010 = 1:128 (Interval 4 ms nominal)

00001 = 1:64 (Interval 2 ms nominal)

00000 = 1:32 (Interval 1 ms nominal)

bit 0 **SWDTEN:** Software Enable/Disable for Watchdog Timer bit

If WDTE<1:0> = 00:

This bit is ignored.

If WDTE<1:0> = 01:

1 = WDT is turned on

0 = WDT is turned off

If WDTE<1:0> = 1x:

This bit is ignored.

Note 1: Times are approximate. WDT time is based on 31 kHz LFINTOSC.

TABLE 8-3: SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|--------|-------|-----------|------------|-----------------|-----------------|-------|--------|--------|------------------|
| OSCCON | — | IRCF<2:0> | | | HFIOFR | — | LFIOFR | HFIOFS | 26 |
| STATUS | IRP | RP1 | RP0 | \overline{TO} | \overline{PD} | Z | DC | C | 13 |
| WDTCON | — | — | WDTPS<4:0> | | | | | SWDTEN | 48 |

Legend: x = unknown, u = unchanged, — = unimplemented locations read as '0'. Shaded cells are not used by Watchdog Timer.


TABLE 8-4: SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER

| Name | Bits | Bit -/7 | Bit -/6 | Bit 13/5 | Bit 12/4 | Bit 11/3 | Bit 10/2 | Bit 9/1 | Bit 8/0 | Register on Page |
|--------|------|-----------------|---------|--------------------|-----------|----------|------------|---------|---------|------------------|
| CONFIG | 13:8 | — | — | — | WRT<1:0> | | BORV | LPBOR | LVP | 20 |
| | 7:0 | \overline{CP} | MCLRE | \overline{PWRTE} | WDTE<1:0> | | BOREN<1:0> | | FOSC | |

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Watchdog Timer.

PIC10(L)F320/322

FIGURE 9-2: FLASH PROGRAM MEMORY READ CYCLE EXECUTION



EXAMPLE 9-1: FLASH PROGRAM MEMORY READ

```

* This code block will read 1 word of program
* memory at the memory address:
  PROG_ADDR_HI: PROG_ADDR_LO
* data will be returned in the variables;
* PROG_DATA_HI, PROG_DATA_LO


BANKSEL  PMADRL          ; not required on devices with 1 Bank of SFRs
MOVLW    PROG_ADDR_LO    ;
MOVWF    PMADRL          ; Store LSB of address
MOVLW    PROG_ADDR_HI    ;
MOVWF    PMADRH          ; Store MSB of address

BCF       PMCON1, CFGS    ; Do not select Configuration Space
BSF       PMCON1, RD      ; Initiate read
NOP       ; Ignored (Figure 9-2)
NOP       ; Ignored (Figure 9-2)

MOVF     PMDATL, W        ; Get LSB of word
MOVWF    PROG_DATA_LO    ; Store in user location
MOVF     PMDATH, W        ; Get MSB of word
MOVWF    PROG_DATA_HI    ; Store in user location


```

FIGURE 9-6: FLASH PROGRAM MEMORY WRITE FLOWCHART



PIC10(L)F320/322

FIGURE 11-1: INTERRUPT-ON-CHANGE BLOCK DIAGRAM



PIC10(L)F320/322

TABLE 14-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATOR

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|--------|---------------------|--------|-------|----------|-------|-------|-------------|-------|------------------|
| FVRCON | FVREN | FVRRDY | TSEN | TSRNG | — | — | ADFVR<1:0> | | 78 |
| ADCON | ADCS<2:0> | | | CHS<2:0> | | | GO/ DONE | ADON | 88 |
| ADRES | A/D Result Register | | | | | | | | 89 |

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the temperature indicator module.

PIC10(L)F320/322

15.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- Channel selection
- ADC conversion clock source
- Interrupt control

15.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 10.0 “I/O Port”** for more information.

Note: Analog voltages on any pin that is defined as a digital input may cause the input buffer to conduct excess current.

15.1.2 CHANNEL SELECTION

There are up to five channel selections available:

- AN<2:0> pins
- Temperature Indicator
- FVR (Fixed Voltage Reference) Output

Refer to **Section 12.0 “Fixed Voltage Reference (FVR)”** and **Section 14.0 “Temperature Indicator Module”** for more information on these channel selections.

The CHS bits of the ADCON register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 15.2 “ADC Operation”** for more information.

15.1.3 ADC VOLTAGE REFERENCE

There is no external voltage reference connections to the ADC. Only VDD can be used as a reference source. The FVR is only available as an input channel and not a VREF+ input to the ADC.

15.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON register (Register 15-1). There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (dedicated internal RC oscillator)

The time to complete one bit conversion is defined as TAD. One full 8-bit conversion requires 9.5 TAD periods as shown in Figure 15-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the A/D conversion requirements in **Section 24.0 “Electrical Specifications”** for more information. Table 15-1 gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

REGISTER 16-1: OPTION_REG: OPTION REGISTER

| R/W-1/u | R/W-1/u | R/W-1/u | R/W-1/u | R/W-1/u | R/W-1/u | R/W-1/u | R/W-1/u |
|----------------------|---------|---------|---------|---------|---------|---------|---------|
| WPUEN ⁽¹⁾ | INTEDG | T0CS | T0SE | PSA | PS<2:0> | | |
| bit 7 | | | | | | | bit 0 |

Legend:

| | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

| | |
|---------|---|
| bit 7 | WPUEN: Weak Pull-up Enable bit ⁽¹⁾ 1 = Weak pull-ups are disabled 0 = Weak pull-ups are enabled by individual PORT latch values |
| bit 6 | INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of INT pin 0 = Interrupt on falling edge of INT pin |
| bit 5 | T0CS: TMR0 Clock Source Select bit 1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (Fosc/4) |
| bit 4 | T0SE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin |
| bit 3 | PSA: Prescaler Assignment bit 1 = Prescaler is inactive and has no effect on the Timer 0 module 0 = Prescaler is assigned to the Timer0 module |
| bit 2-0 | PS<2:0>: Prescaler Rate Select bits |

Bit Value TMR0 Rate

| | |
|-----|---------|
| 000 | 1 : 2 |
| 001 | 1 : 4 |
| 010 | 1 : 8 |
| 011 | 1 : 16 |
| 100 | 1 : 32 |
| 101 | 1 : 64 |
| 110 | 1 : 128 |
| 111 | 1 : 256 |

Note 1: WPUEN does not disable the pull-up for the MCLR input when MCLR = 1.

TABLE 16-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|------------|------------------------|--------|--------|-------|-------|---------|--------|--------|------------------|
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCFE | TMR0IF | INTF | IOCF | 40 |
| OPTION_REG | WPUEN | INTEDG | T0CS | T0SE | PSA | PS<2:0> | | | 95 |
| TMR0 | Timer0 module Register | | | | | | | | 40 |
| TRISA | — | — | — | — | — | TRISA2 | TRISA1 | TRISA0 | 69 |

Legend: — = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Timer0 module.

REGISTER 17-1: T2CON: TIMER2 CONTROL REGISTER

| | | | | | | | |
|-------|-------------|---------|---------|---------|---------|-------------|---------|
| U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
| — | TOUTPS<3:0> | | | | TMR2ON | T2CKPS<1:0> | |
| bit 7 | | | | | | | bit 0 |

Legend:

| | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

| | |
|---------|--|
| bit 7 | Unimplemented: Read as '0' |
| bit 6-3 | TOUTPS<3:0>: Timer2 Output Postscaler Select bits |
| | 1111 = 1:16 Postscaler |
| | 1110 = 1:15 Postscaler |
| | 1101 = 1:14 Postscaler |
| | 1100 = 1:13 Postscaler |
| | 1011 = 1:12 Postscaler |
| | 1010 = 1:11 Postscaler |
| | 1001 = 1:10 Postscaler |
| | 1000 = 1:9 Postscaler |
| | 0111 = 1:8 Postscaler |
| | 0110 = 1:7 Postscaler |
| | 0101 = 1:6 Postscaler |
| | 0100 = 1:5 Postscaler |
| | 0011 = 1:4 Postscaler |
| | 0010 = 1:3 Postscaler |
| | 0001 = 1:2 Postscaler |
| | 0000 = 1:1 Postscaler |
| bit 2 | TMR2ON: Timer2 On bit |
| | 1 = Timer2 is on |
| | 0 = Timer2 is off |
| bit 1-0 | T2CKPS<1:0>: Timer2 Clock Prescale Select bits |
| | 11 = Prescaler is 64 |
| | 10 = Prescaler is 16 |
| | 01 = Prescaler is 4 |
| | 00 = Prescaler is 1 |

TABLE 17-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|--------|-------------------------------|-------------|--------|--------|--------|--------|-------------|-------|------------------|
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 40 |
| PIE1 | — | ADIE | — | NCO1IE | CLC1IE | — | TMR2IE | — | 41 |
| PIR1 | — | ADIF | — | NCO1IF | CLC1IF | — | TMR2IF | — | 42 |
| PR2 | Timer2 module Period Register | | | | | | | | 96 |
| TMR2 | Timer2 module Register | | | | | | | | 96 |
| T2CON | — | TOUTPS<3:0> | | | | TMR2ON | T2CKPS<1:0> | | 97 |

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for Timer2 module.

PIC10(L)F320/322

REGISTER 19-3: CLCxSEL0: MULTIPLEXER DATA 1 AND 2 SELECT REGISTER

| U-0 | R/W-x/u | R/W-x/u | R/W-x/u | U-0 | R/W-x/u | R/W-x/u | R/W-x/u |
|-------|----------------------------|---------|---------|-------|----------------------------|---------|---------|
| — | LCxD2S<2:0> ⁽¹⁾ | | | — | LCxD1S<2:0> ⁽¹⁾ | | |
| bit 7 | | | | bit 0 | | | |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7 **Unimplemented:** Read as '0'

bit 6-4 **LCxD2S<2:0>:** Input Data 2 Selection Control bits⁽¹⁾

111 = CLCxIN[7] is selected for lcx2.

110 = CLCxIN[6] is selected for lcx2.

101 = CLCxIN[5] is selected for lcx2.

100 = CLCxIN[4] is selected for lcx2.

011 = CLCxIN[3] is selected for lcx2.

010 = CLCxIN[2] is selected for lcx2.

001 = CLCxIN[1] is selected for lcx2.

000 = CLCxIN[0] is selected for lcx2.

bit 3 **Unimplemented:** Read as '0'

bit 2-0 **LCxD1S<2:0>:** Input Data 1 Selection Control bits⁽¹⁾

111 = CLCxIN[7] is selected for lcx1.

110 = CLCxIN[6] is selected for lcx1.

101 = CLCxIN[5] is selected for lcx1.

100 = CLCxIN[4] is selected for lcx1.

011 = CLCxIN[3] is selected for lcx1.

010 = CLCxIN[2] is selected for lcx1.

001 = CLCxIN[1] is selected for lcx1.

000 = CLCxIN[0] is selected for lcx1.

Note 1: See Table 19-1 for signal names associated with inputs.

PIC10(L)F320/322

REGISTER 19-7: CLCxGLS2: GATE 3 LOGIC SELECT REGISTER

| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u |
|----------|----------|----------|----------|----------|----------|----------|----------|
| LCxG3D4T | LCxG3D4N | LCxG3D3T | LCxG3D3N | LCxG3D2T | LCxG3D2N | LCxG3D1T | LCxG3D1N |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7 **LCxG3D4T:** Gate 3 Data 4 True (non-inverted) bit

1 = lcxg3 is gated into lcxg3

0 = lcxg3 is not gated into lcxg3

bit 6 **LCxG3D4N:** Gate 3 Data 4 Negated (inverted) bit

1 = lcxg3 is gated into lcxg3

0 = lcxg3 is not gated into lcxg3

bit 5 **LCxG3D3T:** Gate 3 Data 3 True (non-inverted) bit

1 = lcxg3 is gated into lcxg3

0 = lcxg3 is not gated into lcxg3

bit 4 **LCxG3D3N:** Gate 3 Data 3 Negated (inverted) bit

1 = lcxg3 is gated into lcxg3

0 = lcxg3 is not gated into lcxg3

bit 3 **LCxG3D2T:** Gate 3 Data 2 True (non-inverted) bit

1 = lcxg3 is gated into lcxg3

0 = lcxg3 is not gated into lcxg3

bit 2 **LCxG3D2N:** Gate 3 Data 2 Negated (inverted) bit

1 = lcxg3 is gated into lcxg3

0 = lcxg3 is not gated into lcxg3

bit 1 **LCxG3D1T:** Gate 3 Data 1 True (non-inverted) bit

1 = lcxg3 is gated into lcxg3

0 = lcxg3 is not gated into lcxg3

bit 0 **LCxG3D1N:** Gate 3 Data 1 Negated (inverted) bit

1 = lcxg3 is gated into lcxg3

0 = lcxg3 is not gated into lcxg3

REGISTER 20-6: NCOxINCL: NCOx INCREMENT REGISTER – LOW BYTE

| | | | | | | | |
|--------------|---------|---------|---------|---------|---------|---------|---------|
| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-1/1 |
| NCOxINC<7:0> | | | | | | | |
| bit 7 | | | | | | | bit 0 |

Legend:

| | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0 **NCOxINC<7:0>**: NCOx Increment, low byte

REGISTER 20-7: NCOxINCH: NCOx INCREMENT REGISTER – HIGH BYTE

| | | | | | | | |
|---------------|---------|---------|---------|---------|---------|---------|---------|
| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
| NCOxINC<15:8> | | | | | | | |
| bit 7 | | | | | | | bit 0 |

Legend:

| | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0 **NCOxINC<15:8>**: NCOx Increment, high byte


PIC10(L)F320/322

TABLE 20-1: SUMMARY OF REGISTERS ASSOCIATED WITH NCOx

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|----------|----------------|---------|--------------|---------|-----------------|---------|------------|---------|------------------|
| CLC1SEL0 | — | LC1D2S2 | LC1D2S1 | LC1D2S0 | — | LC1D1S2 | LC1D1S1 | LC1D1S0 | 112 |
| CLC1SEL1 | — | LC1D4S2 | LC1D4S1 | LC1D4S0 | — | LC1D3S2 | LC1D3S1 | LC1D3S0 | 113 |
| CWG1CON1 | G1ASDLB<1:0> | | G1ASDLA<1:0> | | — | — | G1IS<1:0> | | 140 |
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 40 |
| NCO1ACCH | NCO1ACCH<15:8> | | | | | | | | 126 |
| NCO1ACCL | NCO1ACCL<7:0> | | | | | | | | 126 |
| NCO1ACCU | — | | | | NCO1ACCU<19:16> | | | | 126 |
| NCO1CLK | N1PWS<2:0> | | | — | — | — | N1CKS<1:0> | | 125 |
| NCO1CON | N1EN | N1OE | N1OUT | N1POL | — | — | — | N1PFM | 125 |
| NCO1INCH | NCO1INCH<15:8> | | | | | | | | 127 |
| NCO1INCL | NCO1INCL<7:0> | | | | | | | | 127 |
| PIE1 | — | ADIE | — | NCO1IE | CLC1IE | — | TMR2IE | — | 41 |
| PIR1 | — | ADIF | — | NCO1IF | CLC1IF | — | TMR2IF | — | 42 |
| TRISA | — | — | — | — | — | TRISA2 | TRISA1 | TRISA0 | 69 |

Legend: x = unknown, u = unchanged, — = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for NCO module.

FIGURE 21-2: TYPICAL CWG OPERATION WITH PWM1 (NO AUTO-SHUTDOWN)



23.0 INSTRUCTION SET SUMMARY

The PIC10(L)F320/322 instruction set is highly orthogonal and is comprised of three basic categories:

- **Byte-oriented** operations
- **Bit-oriented** operations
- **Literal and control** operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 23-1, while the various opcode fields are summarized in Table 23-1.

Table 23-2 lists the instructions recognized by the MPASM™ assembler.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8-bit or 11-bit constant, or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1 μs. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

23.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (RMW) operation. The register is read, the data is modified, and the result is stored according to either the instruction or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a `CLRF PORTA` instruction will read PORTA, clear all the data bits, then write the result back to PORTA. This example would have the unintended consequence of clearing the condition that set the IOCIF flag.

TABLE 23-1: OPCODE FIELD DESCRIPTIONS

| Field | Description |
|-------|---|
| f | Register file address (0x00 to 0x7F) |
| W | Working register (accumulator) |
| b | Bit address within an 8-bit file register |
| k | Literal field, constant data or label |
| x | Don't care location (= 0 or 1). The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools. |
| d | Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1. |
| PC | Program Counter |
| TO | Time-out bit |
| C | Carry bit |
| DC | Digit carry bit |
| Z | Zero bit |
| PD | Power-down bit |

FIGURE 23-1: GENERAL FORMAT FOR INSTRUCTIONS




TABLE 24-5: MEMORY PROGRAMMING REQUIREMENTS

| Standard Operating Conditions (unless otherwise stated) | | | | | | | |
|---|--------|---|----------|------|----------|-------|---|
| Param No. | Sym. | Characteristic | Min. | Typ† | Max. | Units | Conditions |
| Program Memory Programming Specifications | | | | | | | |
| D110 | VIHH | Voltage on $\overline{\text{MCLR}}$ /VPP pin | 8.0 | — | 9.0 | V | (Note 2) |
| D111 | IDDP | Supply Current during Programming | — | — | 10 | mA | |
| D112 | | VDD for Bulk Erase | 2.7 | — | VDD max. | V | |
| D113 | VPEW | VDD for Write or Row Erase | VDD min. | — | VDD max. | V | |
| D114 | IPPPGM | Current on $\overline{\text{MCLR}}$ /VPP during Erase/Write | — | — | 1.0 | mA | |
| D115 | IDDPGM | Current on VDD during Erase/Write | — | — | 5.0 | mA | |
| Program Flash Memory | | | | | | | |
| D121 | EP | Cell Endurance | 10K | — | — | E/W | -40°C to +85°C (Note 1) |
| D122 | VPR | VDD for Read | VDD min. | — | VDD max. | V | |
| D123 | TIW | Self-timed Write Cycle Time | — | 2 | 2.5 | ms | Provided no other specifications are violated |
| D124 | TRETD | Characteristic Retention | 40 | — | — | Year | |
| D125 | EHEFC | High-Endurance Flash Cell | 100K | — | — | E/W | |

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Self-write and Block Erase.

Note 2: Required only if single-supply programming is disabled.

PIC10(L)F320/322

24.4 Thermal Considerations

Standard Operating Conditions (unless otherwise stated)

| Param No. | Sym. | Characteristic | Typ. | Units | Conditions |
|-----------|----------------|--|------|-------|--|
| TH01 | θ_{JA} | Thermal Resistance Junction to Ambient | 60 | °C/W | 6-pin SOT-23 package |
| | | | 80 | °C/W | 8-pin PDIP package |
| | | | 90 | °C/W | 8-pin DFN package |
| TH02 | θ_{JC} | Thermal Resistance Junction to Case | 31.4 | °C/W | 6-pin SOT-23 package |
| | | | 24 | °C/W | 8-pin PDIP package |
| | | | 24 | °C/W | 8-pin DFN package |
| TH03 | T_{JMAX} | Maximum Junction Temperature | 150 | °C | |
| TH04 | PD | Power Dissipation | — | W | $PD = P_{INTERNAL} + P_{I/O}$ |
| TH05 | $P_{INTERNAL}$ | Internal Power Dissipation | — | W | $P_{INTERNAL} = I_{DD} \times V_{DD}^{(1)}$ |
| TH06 | $P_{I/O}$ | I/O Power Dissipation | — | W | $P_{I/O} = \sum (I_{OL} \times V_{OL}) + \sum (I_{OH} \times (V_{DD} - V_{OH}))$ |
| TH07 | P_{DER} | Derated Power | — | W | $P_{DER} = P_{DMAX} (T_J - T_A) / \theta_{JA}^{(2)}$ |

Note 1: I_{DD} is current to run the chip alone without driving any load on the output pins.

2: T_A = Ambient Temperature

3: T_J = Junction Temperature