E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Active
Core Processor	ARM® Cortex®-A9
Number of Cores/Bus Width	4 Core, 32-Bit
Speed	1.2GHz
Co-Processors/DSP	Multimedia; NEON™ SIMD
RAM Controllers	LPDDR2, LVDDR3, DDR3
Graphics Acceleration	Yes
Display & Interface Controllers	Keypad, LCD
Ethernet	10/100/1000Mbps (1)
SATA	SATA 3Gbps (1)
USB	USB 2.0 + PHY (4)
Voltage - I/O	1.8V, 2.5V, 2.8V, 3.3V
Operating Temperature	-20°C ~ 105°C (TJ)
Security Features	ARM TZ, Boot Security, Cryptography, RTIC, Secure Fusebox, Secure JTAG, Secure Memory, Secure RTC, Tamper Detection
Package / Case	624-LFBGA, FCBGA
Supplier Device Package	624-FCPBGA (21x21)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcimx6q5eym12ae

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Introduction

- High-end mobile Internet devices (MID)
- High-end PDAs
- High-end portable media players (PMP) with HD video capability
- Gaming consoles
- Portable navigation devices (PND)

The i.MX 6Dual/6Quad processors offers numerous advanced features, such as:

- Applications processors—The processors enhance the capabilities of high-tier portable applications by fulfilling the ever increasing MIPS needs of operating systems and games. The Dynamic Voltage and Frequency Scaling (DVFS) provides significant power reduction, allowing the device to run at lower voltage and frequency with sufficient MIPS for tasks such as audio decode.
- Multilevel memory system—The multilevel memory system of each processor is based on the L1 instruction and data caches, L2 cache, and internal and external memory. The processors support many types of external memory devices, including DDR3, DDR3L, LPDDR2, NOR Flash, PSRAM, cellular RAM, NAND Flash (MLC and SLC), OneNAND[™], and managed NAND, including eMMC up to rev 4.4/4.41.
- Smart speed technology—The processors have power management throughout the device that enables the rich suite of multimedia features and peripherals to consume minimum power in both active and various low power modes. Smart speed technology enables the designer to deliver a feature-rich product, requiring levels of power far lower than industry expectations.
- Dynamic voltage and frequency scaling—The processors improve the power efficiency of devices by scaling the voltage and frequency to optimize performance.
- Multimedia powerhouse—The multimedia performance of each processor is enhanced by a multilevel cache system, Neon[®] MPE (Media Processor Engine) co-processor, a multi-standard hardware video codec, 2 autonomous and independent image processing units (IPU), and a programmable smart DMA (SDMA) controller.
- Powerful graphics acceleration—Each processor provides three independent, integrated graphics processing units: an OpenGL[®] ES 2.0 3D graphics accelerator with four shaders (up to 200 MTri/s and OpenCL support), 2D graphics accelerator, and dedicated OpenVGTM 1.1 accelerator.
- Interface flexibility—Each processor supports connections to a variety of interfaces: LCD controller for up to four displays (including parallel display, HDMI1.4, MIPI display, and LVDS display), dual CMOS sensor interface (parallel or through MIPI), high-speed USB on-the-go with PHY, high-speed USB host with PHY, multiple expansion card ports (high-speed MMC/SDIO host and other), 10/100/1000 Mbps Gigabit Ethernet controller, and a variety of other popular interfaces (such as UART, I²C, and I²S serial audio, SATA-II, and PCIe-II).
- Advanced security—The processors deliver hardware-enabled security features that enable secure e-commerce, digital rights management (DRM), information encryption, secure boot, and secure software downloads. The security features are discussed in detail in the i.MX 6Dual/6Quad security reference manual (IMX6DQ6SDLSRM).
- Integrated power management—The processors integrate linear regulators and internally generate voltage levels for different domains. This significantly simplifies system power management structure.

- Searches will return all occurrences of the named signal
- Signal names are consistent between i.MX 6 series products implementing the same modules
- The module instance is incorporated into the signal name

This standardization applies only to signal names. The ball names are preserved to prevent the need to change schematics, BSDL models, IBIS models, and so on.

Modules List

Block Mnemonic	Block Name	Subsystem	Brief Description
GPU2Dv2	Graphics Processing Unit-2D, ver. 2	Multimedia Peripherals	The GPU2Dv2 provides hardware acceleration for 2D graphics algorithms, such as Bit BLT, stretch BLT, and many other 2D functions.
GPU3Dv4	Graphics Processing Unit-3D, ver. 4	Multimedia Peripherals	The GPU2Dv4 provides hardware acceleration for 3D graphics algorithms with sufficient processor power to run desktop quality interactive graphics applications on displays up to HD1080 resolution. The GPU3D provides OpenGL ES 2.0, including extensions, OpenGL ES 1.1, and OpenVG 1.1
GPUVGv2	Vector Graphics Processing Unit, ver. 2	Multimedia Peripherals	OpenVG graphics accelerator provides OpenVG 1.1 support as well as other accelerations, including Real-time hardware curve tesselation of lines, quadratic and cubic Bezier curves, 16x Line Anti-aliasing, and various Vector Drawing functions.
HDMI Tx	HDMI Tx interface	Multimedia Peripherals	The HDMI module provides HDMI standard interface port to an HDMI 1.4 compliant display.
HSI	MIPI HSI interface	Connectivity Peripherals	The MIPI HSI provides a standard MIPI interface to the applications processor.
l ² C-1 l ² C-2 l ² C-3	I ² C Interface	Connectivity Peripherals	I ² C provide serial interface for external devices. Data rates of up to 400 kbps are supported.
IOMUXC	IOMUX Control	System Control Peripherals	This module enables flexible IO multiplexing. Each IO pad has default and several alternate functions. The alternate functions are software configurable.
IPUv3H-1 IPUv3H-2	Image Processing Unit, ver. 3H	Multimedia Peripherals	 IPUv3H enables connectivity to displays and video sources, relevant processing and synchronization and control capabilities, allowing autonomous operation. The IPUv3H supports concurrent output to two display ports and concurrent input from two camera ports, through the following interfaces: Parallel Interfaces for both display and camera Single/dual channel LVDS display interface HDMI transmitter MIPI/DSI transmitter MIPI/CSI-2 receiver The processing includes: Image conversions: resizing, rotation, inversion, and color space conversion A high-quality de-interlacing filter Video/graphics combining Image enhancement: color adjustment and gamut mapping, gamma correction, and contrast enhancement Support for display backlight reduction
KPP	Key Pad Port	Connectivity Peripherals	 KPP Supports 8 x 8 external key pad matrix. KPP features are: Open drain design Glitch suppression circuit design Multiple keys detection Standby key press detection

Table 2. i.MX 6Dual/6Quad Modules List (continued)

Modules List

Block Mnemonic	Block Name	Subsystem	Brief Description
ROM 96 KB	Boot ROM	Internal Memory	Supports secure and regular Boot Modes. Includes read protection on 4K region for content protection
ROMCP	ROM Controller with Patch	Data Path	ROM Controller with ROM Patch support
SATA	Serial ATA	Connectivity Peripherals	The SATA controller and PHY is a complete mixed-signal IP solution designed to implement SATA II, 3.0 Gbps HDD connectivity.
SDMA	Smart Direct Memory Access	System Control Peripherals	 The SDMA is multi-channel flexible DMA engine. It helps in maximizing system performance by off-loading the various cores in dynamic data routing. It has the following features: Powered by a 16-bit Instruction-Set micro-RISC engine Multi-channel DMA supporting up to 32 time-division multiplexed DMA channels 48 events with total flexibility to trigger any combination of channels Memory accesses including linear, FIFO, and 2D addressing Shared peripherals between ARM and SDMA Very fast context-switching with 2-level priority based preemptive multi-tasking DMA units with auto-flush and prefetch capability Flexible address management for DMA transfers (increment, decrement, and no address changes on source and destination address) DMA ports can handle unit-directional and bi-directional flows (copy mode) Up to 8-word buffer for configurable burst transfers Support of byte-swapping and CRC calculations Library of Scripts and API is available
SJC	System JTAG Controller	System Control Peripherals	The SJC provides JTAG interface, which complies with JTAG TAP standards, to internal logic. The i.MX 6Dual/6Quad processors use JTAG port for production, testing, and system debugging. In addition, the SJC provides BSR (Boundary Scan Register) standard support, which complies with IEEE1149.1 and IEEE1149.6 standards. The JTAG port must be accessible during platform initial laboratory bring-up, for manufacturing tests and troubleshooting, as well as for software debugging by authorized entities. The i.MX 6Dual/6Quad SJC incorporates three security modes for protecting against unauthorized accesses. Modes are selected through eFUSE configuration.
SNVS	Secure Non-Volatile Storage	Security	Secure Non-Volatile Storage, including Secure Real Time Clock, Security State Machine, Master Key Control, and Violation/Tamper Detection and reporting.
SPDIF	Sony Philips Digital Interconnect Format	Multimedia Peripherals	A standard audio file transfer format, developed jointly by the Sony and Phillips corporations. It supports Transmitter and Receiver functionality.

Table 2. i.MX 6Dual/6Quad Mod	ules List (continued)
-------------------------------	-----------------------

Table 2. i.MX 6Dual/6Quad Module	es List (continued)
----------------------------------	---------------------

Block Mnemonic	Block Name	Subsystem	Brief Description
SSI-1 SSI-2 SSI-3	I2S/SSI/AC97 Interface	Connectivity Peripherals	The SSI is a full-duplex synchronous interface, which is used on the processor to provide connectivity with off-chip audio peripherals. The SSI supports a wide variety of protocols (SSI normal, SSI network, I2S, and AC-97), bit depths (up to 24 bits per word), and clock / frame sync options. The SSI has two pairs of 8x24 FIFOs and hardware support for an external DMA controller to minimize its impact on system performance. The second pair of FIFOs provides hardware interleaving of a second audio stream that reduces CPU overhead in use cases where two time slots are being used simultaneously.
TEMPMON	Temperature Monitor	System Control Peripherals	The temperature monitor/sensor IP module for detecting high temperature conditions. The temperature read out does not reflect case or ambient temperature. It reflects the temperature in proximity of the sensor location on the die. Temperature distribution may not be uniformly distributed; therefore, the read out value may not be the reflection of the temperature value for the entire die.
TZASC	Trust-Zone Address Space Controller	Security	The TZASC (TZC-380 by ARM) provides security address region control functions required for intended application. It is used on the path to the DRAM controller.
UART-1 UART-2 UART-3 UART-4 UART-5	UART Interface	Connectivity Peripherals	 Each of the UARTv2 modules support the following serial data transmit/receive protocols and configurations: 7- or 8-bit data words, 1 or 2 stop bits, programmable parity (even, odd or none) Programmable baud rates up to 5 MHz 32-byte FIFO on Tx and 32 half-word FIFO on Rx supporting auto-baud IrDA 1.0 support (up to SIR speed of 115200 bps) Option to operate as 8-pins full UART, DCE, or DTE
USBOH3A	USB 2.0 High Speed OTG and 3x HS Hosts	Connectivity Peripherals	 USBOH3 contains: One high-speed OTG module with integrated HS USB PHY One high-speed Host module with integrated HS USB PHY Two identical high-speed Host modules connected to HSIC USB ports.

Block Mnemonic	Block Name	Subsystem	Brief Description
WDOG-2 (TZ)	Watchdog (TrustZone)	Timer Peripherals	The TrustZone Watchdog (TZ WDOG) timer module protects against TrustZone starvation by providing a method of escaping normal mode and forcing a switch to the TZ mode. TZ starvation is a situation where the normal OS prevents switching to the TZ mode. Such a situation is undesirable as it can compromise the system's security. Once the TZ WDOG module is activated, it must be serviced by TZ software on a periodic basis. If servicing does not take place, the timer times out. Upon a time-out, the TZ WDOG asserts a TZ mapped interrupt that forces switching to the TZ mode. If it is still not served, the TZ WDOG asserts a security violation signal to the CSU. The TZ WDOG module cannot be programmed or deactivated by a normal mode Software.
EIM	NOR-Flash /PSRAM interface	Connectivity Peripherals	 The EIM NOR-FLASH / PSRAM provides: Support 16-bit (in muxed IO mode only) PSRAM memories (sync and async operating modes), at slow frequency Support 16-bit (in muxed IO mode only) NOR-Flash memories, at slow frequency Multiple chip selects
XTALOSC	Crystal Oscillator interface	—	The XTALOSC module enables connectivity to external crystal oscillator device. In a typical application use-case, it is used for 24 MHz oscillator.

Table 2. i.MX 6Dual/6Quad Modules List (continued)

3.1 Special Signal Considerations

The package contact assignments can be found in Section 6, "Package Information and Contact Assignments." Signal descriptions are defined in the i.MX 6Dual/6Quad reference manual (IMX6DQRM). Special signal consideration information is contained in the Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors (IMX6DQ6SDLHDG).

3.2 Recommended Connections for Unused Analog Interfaces

The recommended connections for unused analog interfaces can be found in the section, "Unused analog interfaces," of the Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors (IMX6DQ6SDLHDG).

Parameter	Symbol	Min	Тур	Max ¹	Unit	Comment ²
Description	- ,		- 71-			
GPIO supplies ¹²	NVCC_CSI, NVCC_EIM0, NVCC_EIM1, NVCC_EIM2, NVCC_ENET, NVCC_GPI0, NVCC_GPI0, NVCC_LCD, NVCC_LCD, NVCC_SD1, NVCC_SD2, NVCC_SD3, NVCC_JTAG	1.65	1.8, 2.8, 3.3	3.6	V	Isolation between the NVCC_EIMx and NVCC_SDx different supplies allow them to operate at different voltages within the specified range. Example: NVCC_EIM1 can operate at 1.8 V while NVCC_EIM2 operates at 3.3 V.
	NVCC_LVDS_2P5 ¹³ NVCC_MIPI	2.25	2.5	2.75	V	_
HDMI supply voltages	HDMI_VP	0.99	1.1	1.3	V	_
	HDMI_VPH	2.25	2.5	2.75	V	—
PCIe supply voltages	PCIE_VP	1.023	1.1	1.3	V	—
	PCIE_VPH	2.325	2.5	2.75	V	—
	PCIE_VPTX	1.023	1.1	1.3	V	—
SATA supply voltages	SATA_VP	0.99	1.1	1.3	V	—
	SATA_VPH	2.25	2.5	2.75	V	—
Junction temperature extended commercial	TJ	-20	_	105	°C	See <i>i.MX</i> 6Dual/6Quad Product Lifetime Usage Estimates Application Note, AN4724, for information on product lifetime (power-on years) for this processor.
Junction temperature commercial	TJ	0	_	95	°C	See <i>i.MX</i> 6Dual/6Quad Product Usage Lifetime Estimates Application Note, AN4724, for information on product lifetime (power-on years) for this processor.

Table 6. Operating Ranges (continued)

¹ Applying the maximum voltage results in maximum power consumption and heat generation. NXP recommends a voltage set point = (Vmin + the supply tolerance). This results in an optimized power/speed ratio.

² See the Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors (IMX6DQ6SDLHDG) for bypass capacitors requirements for each of the *_CAP supply outputs.

³ For Quad core system, connect to VDD_ARM_IN. For Dual core system, may be shorted to GND together with VDD_ARM23_CAP to reduce leakage.

⁴ VDD_ARM_IN and VDD_SOC_IN must be at least 125 mV higher than the LDO Output Set Point for correct voltage regulation.

⁵ VDD_ARM_CAP must not exceed VDD_CACHE_CAP by more than +50 mV. VDD_CACHE_CAP must not exceed VDD_ARM_CAP by more than 200 mV.

⁶ VDD_ARM_IN and VDD_SOC_IN must be at least 125 mV higher than the LDO Output Set Point for correct voltage regulation.

⁷ VDD_ARM_CAP must not exceed VDD_CACHE_CAP by more than +50 mV. VDD_CACHE_CAP must not exceed VDD_ARM_CAP by more than 200 mV.

⁸ VDD_SOC_CAP and VDD_PU_CAP must be equal.



Figure 3. Circuit for Parameters Voh and Vol for I/O Cells

4.6.1 XTALI and RTC_XTALI (Clock Inputs) DC Parameters

Table 21 shows the DC parameters for the clock inputs.

Table 21. XTALI and RTC	_XTALI DC Parameters
-------------------------	----------------------

Parameter	Symbol	Test Conditions	Min	Тур	Мах	Unit
XTALI high-level DC input voltage	Vih	—	0.8 x NVCC_PLL_OUT	—	NVCC_PLL_OUT	V
XTALI low-level DC input voltage	Vil	—	0	—	0.2	V
RTC_XTALI high-level DC input voltage	Vih	—	0.8	—	1.1 ^(See note 1)	V
RTC_XTALI low-level DC input voltage	Vil	_	0	_	0.2	V
Input capacitance	C _{IN}	Simulated data	—	5	—	pF
XTALI input leakage current at startup	I _{XTALI_STARTUP}	Power-on startup for 0.15 msec with a driven 32 KHz RTC clock @ 1.1 V. ²	_	—	600	μA
DC input current	I _{XTALI_DC}	—	—	—	2.5	μA

¹ This voltage specification must not be exceeded and, as such, is an absolute maximum specification.

² This current draw is present even if an external clock source directly drives XTALI.

NOTE

The Vil and Vih specifications only apply when an external clock source is used. If a crystal is used, Vil and Vih do not apply.

4.6.2 General Purpose I/O (GPIO) DC Parameters

Table 22 shows DC parameters for GPIO pads. The parameters in Table 22 are guaranteed per the operating ranges in Table 6, unless otherwise noted.









Table 42. EIM Asynchronou	Timing Parameters Relative to	Chip Select ^{1, 2} (continued)
---------------------------	-------------------------------	---

Ref No.	Parameter	Determination by Synchronous measured parameters	Min	Мах	Unit
WE40	EIM_LBA_B Invalid to EIM_CSx_B Invalid (ADVL is asserted)	WE7-WE15-CSN×t	-3.5-CSN×t	3.5-CSN×t	ns
WE40A (muxed A/D)	EIM_CSx_B Valid to EIM_LBA_B Invalid	WE14-WE6+(ADVN+ADVA+1- CSA)×t	-3.5+(ADVN+AD VA+1-CSA)×t	3.5+(ADVN+ADVA +1-CSA)×t	ns
WE41	EIM_CSx_B Valid to Output Data Valid	WE16-WE6-WCSA×t	-3.5-WCSA×t	3.5-WCSA×t	ns
WE41A (muxed A/D)	EIM_CSx_B Valid to Output Data Valid	WE16-WE6+(WADVN+WADVA +ADH+1-WCSA)×t	-3.5+(WADVN+ WADVA +ADH+1-WCSA) ×t	3.5+(WADVN+WADVA +ADH+1-WCSA)×t	ns
WE42	Output Data Invalid to EIM_CSx_B Invalid	WE17-WE7-CSN×t	-3.5-CSN×t	3.5-CSN×t	ns
MAXCO	Output maximum delay from internal driving EIM_ADDRxx/control flip-flops to chip outputs.	10	_	10	ns
MAXCSO	Output maximum delay from internal chip selects driving flip-flops to EIM_CSx_B out.	10	_	10	ns
MAXDI	EIM_DATAxx MAXIMUM delay from chip input data to its internal flip-flop	5	_	5	ns
WE43	Input Data Valid to EIM_CSx_B Invalid	MAXCO-MAXCSO+MAXDI	MAXCO-MAXCS O+MAXDI	_	ns
WE44	EIM_CSx_B Invalid to Input Data Invalid	0	0	_	ns
WE45	EIM_CSx_B Valid to EIM_EBx_B Valid (Write access)	WE12-WE6+(WBEA-WCSA)×t	-3.5+(WBEA-WC SA)×t	3.5+(WBEA-WCSA)×t	ns
WE46	EIM_EBx_B Invalid to EIM_CSx_B Invalid (Write access)	WE7-WE13+(WBEN-WCSN)×t	-3.5+(WBEN-WC SN)×t	3.5+(WBEN-WCSN)×t	ns
MAXDTI	Maximum delay from EIM_DTACK_B input to its internal flip-flop + 2 cycles for synchronization	10	_	10	ns
WE47	EIM_DTACK_B Active to EIM_CSx_B Invalid	MAXCO-MAXCSO+MAXDTI	MAXCO-MAXCS O+MAXDTI	_	ns
WE48	EIM_CSx_B Invalid to EIM_DTACK_B invalid	0	0	_	ns

¹ For more information on configuration parameters mentioned in this table, see the i.MX 6Dual/6Quad reference manual (IMX6DQRM).

4.12.4.3 SDR50/SDR104 AC Timing

Figure 41 depicts the timing of SDR50/SDR104, and Table 52 lists the SDR50/SDR104 timing characteristics.



Figure 41. SDR50/SDR104 Timing

ID	Parameter	Symbols	Min	Мах	Unit					
	Card Input Clock									
SD1	Clock Frequency Period	t _{CLK}	4.8	_	ns					
SD2	Clock Low Time	t _{CL}	$0.46 \times t_{\text{CLK}}$	$0.54 imes t_{CLK}$	ns					
SD3	Clock High Time	t _{CH}	$0.46 \times t_{\text{CLK}}$	$0.54 imes t_{CLK}$	ns					
uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in SDR50 (Reference to SDx_CLK)										
SD4	uSDHC Output Delay	t _{OD}	-3	1	ns					
	uSDHC Output/Card Inputs SD_CMD,	SDx_DATAx in S	DR104 (Refer	ence to SDx_C	LK)					
SD5	uSDHC Output Delay	t _{OD}	-1.6	0.74	ns					
	uSDHC Input/Card Outputs SD_CMD,	SDx_DATAx in S	SDR50 (Refere	ence to SDx_CL	_K)					
SD6	uSDHC Input Setup Time	t _{ISU}	2.5	—	ns					
SD7	uSDHC Input Hold Time	t _{IH}	1.5	—	ns					
	uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in SDR104 (Reference to SDx_CLK) ¹									
SD8	Card Output Data Window	t _{ODW}	$0.5 imes t_{CLK}$	—	ns					

Table 52. SDR50/SDR104 Interface Timing Specification

¹Data window in SDR100 mode is variable.

Table 55. MII Asyncl	nronous Inputs	Signal	Timing
----------------------	----------------	--------	--------

ID	Characteristic	Min	Max	Unit
M9 ¹	ENET_CRS to ENET_COL minimum pulse width	1.5		ENET_TX_CLK period

¹ ENET_COL has the same timing in 10-Mbit 7-wire interface mode.

4.12.5.1.4 MII Serial Management Channel Timing (ENET_MDIO and ENET_MDC)

The MDC frequency is designed to be equal to or less than 2.5 MHz to be compatible with the IEEE 802.3 MII specification. However the ENET can function correctly with a maximum MDC frequency of 15 MHz.

Figure 45 shows MII asynchronous input timings. Table 56 describes the timing parameters (M10–M15) shown in the figure.



Figure 45. MII Serial Management Channel Timing Diagram

Table 56	. MII	Serial Management Channe	l Timing
----------	-------	--------------------------	----------

ID	Characteristic	Min	Max	Unit
M10	ENET_MDC falling edge to ENET_MDIO output invalid (minimum propagation delay)	0	_	ns
M11	ENET_MDC falling edge to ENET_MDIO output valid (maximum propagation delay)	—	5	ns
M12	ENET_MDIO (input) to ENET_MDC rising edge setup	18	_	ns
M13	ENET_MDIO (input) to ENET_MDC rising edge hold	0	_	ns
M14	ENET_MDC pulse width high	40%	60%	ENET_MDC period
M15	ENET_MDC pulse width low	40%	60%	ENET_MDC period

i.MX 6Dual/6Quad		LCD						
	RGB,	R	GB/TV	Signal <i>I</i>	Allocation	(Examp	ole)	Comment ^{1,2}
Port Name (x = 0, 1)	Signal Name (General)	16-bit RGB	18-bit RGB	24 Bit RGB	8-bit YCrCb ³	16-bit YCrCb	20-bit YCrCb	
IPUx_DIx_PIN04								Additional frame/row synchronous
IPUx_DIx_PIN05								signals with programmable timing
IPUx_DIx_PIN06								
IPUx_DIx_PIN07		_						
IPUx_DIx_PIN08				—				
IPUx_DIx_D0_CS				_				—
IPUx_DIx_D1_CS				—				Alternate mode of PWM output for contrast or brightness control
IPUx_DIx_PIN11				_				
IPUx_DIx_PIN12				_				—
IPUx_DIx_PIN13							Register select signal	
IPUx_DIx_PIN14								Optional RS2
IPUx_DIx_PIN15		DRDY/DV					Data validation/blank, data enable	
IPUx_DIx_PIN16								Additional data synchronous
IPUx_DIx_PIN17				Q				signals with programmable features/timing

Table 64. Video Signal Cross-Reference (continued)

¹ Signal mapping (both data and control/synchronization) is flexible. The table provides examples.

² Restrictions for ports IPUx_DISPx_DAT00 through IPUx_DISPx_DAT23 are as follows:

• A maximum of three continuous groups of bits can be independently mapped to the external bus. Groups must not overlap.

• The bit order is expressed in each of the bit groups, for example, B[0] = least significant blue pixel bit.

³ This mode works in compliance with recommendation ITU-R BT.656. The timing reference signals (frame start, frame end, line start, and line end) are embedded in the 8-bit data bus. Only video data is supported, transmission of non-video related data during blanking intervals is not supported.

NOTE

Table 64 provides information for both the DISP0 and DISP1 ports. However, DISP1 port has reduced pinout depending on IOMUXC configuration and therefore may not support all configurations. See the IOMUXC table for details.

4.12.10.5 IPU Display Interface Timing

The IPU Display Interface supports two kinds of display accesses: synchronous and asynchronous. There are two groups of external interface pins to provide synchronous and asynchronous controls.

4.12.10.5.1 Synchronous Controls

The synchronous control changes its value as a function of a system or of an external clock. This control has a permanent period and a permanent waveform.

4.12.21 UART I/O Configuration and Timing Parameters

4.12.21.1 UART RS-232 I/O Configuration in Different Modes

The i.MX 6Dual/6Quad UART interfaces can serve both as DTE or DCE device. This can be configured by the DCEDTE control bit (default 0 - DCE mode). Table 86 shows the UART I/O configuration based on the enabled mode.

Port		DTE Mode	DCE Mode			
FOIT	Direction	Description	Direction	Description		
UARTx_RTS_B	Output	RTS from DTE to DCE	Input	RTS from DTE to DCE		
UARTx_CTS_B	Input	CTS from DCE to DTE	Output	CTS from DCE to DTE		
UARTx_DTR_B	Output	DTR from DTE to DCE	Input	DTR from DTE to DCE		
UARTx_DSR_B	Input	DSR from DCE to DTE	Output	DSR from DCE to DTE		
UARTx_DCD_B	Input	DCD from DCE to DTE	Output	DCD from DCE to DTE		
UARTx_RI_B	Input	RING from DCE to DTE	Output	RING from DCE to DTE		
UARTx_TX_DATA	Input	Serial data from DCE to DTE	Output	Serial data from DCE to DTE		
UARTx_RX_DATA	Output	Serial data from DTE to DCE	Input	Serial data from DTE to DCE		

Table 86. UART I/O Configuration vs. Mode

NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.



ARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

NXP SEMICONDUCTORS N ALL RIGHTS RESERVED	.V.	MECHANICAL OU	TLINE	PRINT VERSION N	OT TO SCALE
TITLE: 624 1/	DOCUMEN	NT NO: 98ASA00329D	REV: B		
21 X 21 PK	I PITCH,	STANDAR	RD: JEDEC MS-034		
N	IO LID		SOT1642	—1	07 JAN 2016

Figure 101. 21 x 21 mm Bare Die Package Top, Bottom, and Side Views (Sheet 2 of 2)

				Out of Reset Condition ¹				
Ball Name	Ball	Power Group	Ball Type	Default Mode (Reset Mode)	Default Function (Signal Name)	Input/Output	Value ²	
DRAM_CS1	AD17	NVCC_DRAM	DDR	ALT0	DRAM_CS1_B	Output	0	
DRAM_D0	AD2	NVCC_DRAM	DDR	ALT0	DRAM_DATA00	Input	PU (100K)	
DRAM_D1	AE2	NVCC_DRAM	DDR	ALT0	DRAM_DATA01	Input	PU (100K)	
DRAM_D10	AA6	NVCC_DRAM	DDR	ALT0	DRAM_DATA10	Input	PU (100K)	
DRAM_D11	AE7	NVCC_DRAM	DDR	ALT0	DRAM_DATA11	Input	PU (100K)	
DRAM_D12	AB5	NVCC_DRAM	DDR	ALT0	DRAM_DATA12	Input	PU (100K)	
DRAM_D13	AC5	NVCC_DRAM	DDR	ALT0	DRAM_DATA13	Input	PU (100K)	
DRAM_D14	AB6	NVCC_DRAM	DDR	ALT0	DRAM_DATA14	Input	PU (100K)	
DRAM_D15	AC7	NVCC_DRAM	DDR	ALT0	DRAM_DATA15	Input	PU (100K)	
DRAM_D16	AB7	NVCC_DRAM	DDR	ALT0	DRAM_DATA16	Input	PU (100K)	
DRAM_D17	AA8	NVCC_DRAM	DDR	ALT0	DRAM_DATA17	Input	PU (100K)	
DRAM_D18	AB9	NVCC_DRAM	DDR	ALT0	DRAM_DATA18	Input	PU (100K)	
DRAM_D19	Y9	NVCC_DRAM	DDR	ALT0	DRAM_DATA19	Input	PU (100K)	
DRAM_D2	AC4	NVCC_DRAM	DDR	ALT0	DRAM_DATA02	Input	PU (100K)	
DRAM_D20	Y7	NVCC_DRAM	DDR	ALT0	DRAM_DATA20	Input	PU (100K)	
DRAM_D21	Y8	NVCC_DRAM	DDR	ALT0	DRAM_DATA21	Input	PU (100K)	
DRAM_D22	AC8	NVCC_DRAM	DDR	ALT0	DRAM_DATA22	Input	PU (100K)	
DRAM_D23	AA9	NVCC_DRAM	DDR	ALT0	DRAM_DATA23	Input	PU (100K)	
DRAM_D24	AE9	NVCC_DRAM	DDR	ALT0	DRAM_DATA24	Input	PU (100K)	
DRAM_D25	Y10	NVCC_DRAM	DDR	ALT0	DRAM_DATA25	Input	PU (100K)	
DRAM_D26	AE11	NVCC_DRAM	DDR	ALT0	DRAM_DATA26	Input	PU (100K)	
DRAM_D27	AB11	NVCC_DRAM	DDR	ALT0	DRAM_DATA27	Input	PU (100K)	
DRAM_D28	AC9	NVCC_DRAM	DDR	ALT0	DRAM_DATA28	Input	PU (100K)	
DRAM_D29	AD9	NVCC_DRAM	DDR	ALT0	DRAM_DATA29	Input	PU (100K)	
DRAM_D3	AA5	NVCC_DRAM	DDR	ALT0	DRAM_DATA03	Input	PU (100K)	
DRAM_D30	AD11	NVCC_DRAM	DDR	ALT0	DRAM_DATA30	Input	PU (100K)	
DRAM_D31	AC11	NVCC_DRAM	DDR	ALT0	DRAM_DATA31	Input	PU (100K)	
DRAM_D32	AA17	NVCC_DRAM	DDR	ALT0	DRAM_DATA32	Input	PU (100K)	
DRAM_D33	AA18	NVCC_DRAM	DDR	ALT0	DRAM_DATA33	Input	PU (100K)	
DRAM_D34	AC18	NVCC_DRAM	DDR	ALT0	DRAM_DATA34	Input	PU (100K)	
DRAM_D35	AE19	NVCC_DRAM	DDR	ALT0	DRAM_DATA35	Input	PU (100K)	
DRAM_D36	Y17	NVCC_DRAM	DDR	ALT0	DRAM_DATA36	Input	PU (100K)	
DRAM_D37	Y18	NVCC_DRAM	DDR	ALT0	DRAM_DATA37	Input	PU (100K)	
DRAM_D38	AB19	NVCC_DRAM	DDR	ALT0	DRAM_DATA38	Input	PU (100K)	
DRAM_D39	AC19	NVCC_DRAM	DDR	ALT0	DRAM_DATA39	Input	PU (100K)	
DRAM_D4	AC1	NVCC_DRAM	DDR	ALT0	DRAM_DATA04	Input	PU (100K)	

Table 96. 21 x 21 mm Functional Contact Assignments (continued)

				Out of Reset Condition ¹			
Ball Name	Ball	Power Group	Ball Type	Default Mode (Reset Mode)	Default Function (Signal Name)	Input/Output	Value ²
GPIO_4	R6	NVCC_GPIO	GPIO	ALT5	GPIO1_IO04	Input	PU (100K)
GPIO_5	R4	NVCC_GPIO	GPIO	ALT5	GPIO1_IO05	Input	PU (100K)
GPIO_6	Т3	NVCC_GPIO	GPIO	ALT5	GPIO1_IO06	Input	PU (100K)
GPIO_7	R3	NVCC_GPIO	GPIO	ALT5	GPIO1_IO07	Input	PU (100K)
GPIO_8	R5	NVCC_GPIO	GPIO	ALT5	GPIO1_IO08	Input	PU (100K)
GPIO_9	T2	NVCC_GPIO	GPIO	ALT5	GPIO1_IO09	Input	PU (100K)
HDMI_CLKM	J5	HDMI_VPH	—	—	HDMI_TX_CLK_N	—	—
HDMI_CLKP	J6	HDMI_VPH	—	—	HDMI_TX_CLK_P	—	—
HDMI_D0M	K5	HDMI_VPH	—	—	HDMI_TX_DATA0_N	—	—
HDMI_D0P	K6	HDMI_VPH	—	—	HDMI_TX_DATA0_P	—	—
HDMI_D1M	JЗ	HDMI_VPH	—	—	HDMI_TX_DATA1_N	—	—
HDMI_D1P	J4	HDMI_VPH	—	—	HDMI_TX_DATA1_P	—	—
HDMI_D2M	K3	HDMI_VPH	—	—	HDMI_TX_DATA2_N	—	—
HDMI_D2P	K4	HDMI_VPH	—	—	HDMI_TX_DATA2_P	—	—
HDMI_HPD	K1	HDMI_VPH	—	—	HDMI_TX_HPD	—	—
JTAG_MOD	H6	NVCC_JTAG	GPIO	ALT0	JTAG_MODE	Input	PU (100K)
JTAG_TCK	H5	NVCC_JTAG	GPIO	ALT0	JTAG_TCK	Input	PU (47K)
JTAG_TDI	G5	NVCC_JTAG	GPIO	ALT0	JTAG_TDI	Input	PU (47K)
JTAG_TDO	G6	NVCC_JTAG	GPIO	ALT0	JTAG_TDO	Output	Keeper
JTAG_TMS	C3	NVCC_JTAG	GPIO	ALT0	JTAG_TMS	Input	PU (47K)
JTAG_TRSTB	C2	NVCC_JTAG	GPIO	ALT0	JTAG_TRST_B	Input	PU (47K)
KEY_COL0	W5	NVCC_GPIO	GPIO	ALT5	GPIO4_IO06	Input	PU (100K)
KEY_COL1	U7	NVCC_GPIO	GPIO	ALT5	GPIO4_I008	Input	PU (100K)
KEY_COL2	W6	NVCC_GPIO	GPIO	ALT5	GPIO4_I010	Input	PU (100K)
KEY_COL3	U5	NVCC_GPIO	GPIO	ALT5	GPIO4_I012	Input	PU (100K)
KEY_COL4	T6	NVCC_GPIO	GPIO	ALT5	GPIO4_I014	Input	PU (100K)
KEY_ROW0	V6	NVCC_GPIO	GPIO	ALT5	GPIO4_I007	Input	PU (100K)
KEY_ROW1	U6	NVCC_GPIO	GPIO	ALT5	GPIO4_I009	Input	PU (100K)
KEY_ROW2	W4	NVCC_GPIO	GPIO	ALT5	GPIO4_I011	Input	PU (100K)
KEY_ROW3	T7	NVCC_GPIO	GPIO	ALT5	GPIO4_I013	Input	PU (100K)
KEY_ROW4	V5	NVCC_GPIO	GPIO	ALT5	GPIO4_I015	Input	PD (100K)
LVDS0_CLK_N	V4	NVCC_LVDS_2P5	LVDS	—	LVDS0_CLK_N	—	—
LVDS0_CLK_P	V3	NVCC_LVDS_2P5	LVDS	ALT0	LVDS0_CLK_P	Input	Keeper
LVDS0_TX0_N	U2	NVCC_LVDS_2P5	LVDS		LVDS0_TX0_N	_	_
LVDS0_TX0_P	U1	NVCC_LVDS_2P5	LVDS	ALT0	LVDS0_TX0_P	Input	Keeper
LVDS0_TX1_N	U4	NVCC_LVDS_2P5	LVDS	—	LVDS0_TX1_N	—	—

Table 96. 21 x 21 mm Functional Contact Assignments (continued)

				Out of Reset Condition ¹				
Ball Name	Ball	Power Group	Ball Type	Default Mode (Reset Mode)	Default Function (Signal Name)	Input/Output	Value ²	
LVDS0_TX1_P	U3	NVCC_LVDS_2P5	LVDS	ALT0	LVDS0_TX1_P	Input	Keeper	
LVDS0_TX2_N	V2	NVCC_LVDS_2P5	LVDS	_	LVDS0_TX2_N	—	—	
LVDS0_TX2_P	V1	NVCC_LVDS_2P5	LVDS	ALT0	LVDS0_TX2_P	Input	Keeper	
LVDS0_TX3_N	W2	NVCC_LVDS_2P5	LVDS		LVDS0_TX3_N	—	—	
LVDS0_TX3_P	W1	NVCC_LVDS_2P5	LVDS	ALT0	LVDS0_TX3_P	Input	Keeper	
LVDS1_CLK_N	Y3	NVCC_LVDS_2P5	LVDS		LVDS1_CLK_N	—	—	
LVDS1_CLK_P	Y4	NVCC_LVDS_2P5	LVDS	ALT0	LVDS1_CLK_P	Input	Keeper	
LVDS1_TX0_N	Y1	NVCC_LVDS_2P5	LVDS	_	LVDS1_TX0_N	—	—	
LVDS1_TX0_P	Y2	NVCC_LVDS_2P5	LVDS	ALT0	LVDS1_TX0_P	Input	Keeper	
LVDS1_TX1_N	AA2	NVCC_LVDS_2P5	LVDS		LVDS1_TX1_N	—	—	
LVDS1_TX1_P	AA1	NVCC_LVDS_2P5	LVDS	ALT0	LVDS1_TX1_P	Input	Keeper	
LVDS1_TX2_N	AB1	NVCC_LVDS_2P5	LVDS		LVDS1_TX2_N	—	—	
LVDS1_TX2_P	AB2	NVCC_LVDS_2P5	LVDS	ALT0	LVDS1_TX2_P	Input	Keeper	
LVDS1_TX3_N	AA3	NVCC_LVDS_2P5	LVDS		LVDS1_TX3_N	—	—	
LVDS1_TX3_P	AA4	NVCC_LVDS_2P5	LVDS	ALT0	LVDS1_TX3_P	Input	Keeper	
MLB_CN	A11	VDD_HIGH_CAP	LVDS	_	MLB_CLK_N	—	—	
MLB_CP	B11	VDD_HIGH_CAP	LVDS	_	MLB_CLK_P	—	—	
MLB_DN	B10	VDD_HIGH_CAP	LVDS	—	MLB_DATA_N	—	—	
MLB_DP	A10	VDD_HIGH_CAP	LVDS	_	MLB_DATA_P	—	—	
MLB_SN	A9	VDD_HIGH_CAP	LVDS	_	MLB_SIG_N	—	—	
MLB_SP	B9	VDD_HIGH_CAP	LVDS	_	MLB_SIG_P	—	—	
NANDF_ALE	A16	NVCC_NANDF	GPIO	ALT5	GPIO6_IO08	Input	PU (100K)	
NANDF_CLE	C15	NVCC_NANDF	GPIO	ALT5	GPIO6_I007	Input	PU (100K)	
NANDF_CS0	F15	NVCC_NANDF	GPIO	ALT5	GPIO6_IO11	Input	PU (100K)	
NANDF_CS1	C16	NVCC_NANDF	GPIO	ALT5	GPIO6_IO14	Input	PU (100K)	
NANDF_CS2	A17	NVCC_NANDF	GPIO	ALT5	GPIO6_IO15	Input	PU (100K)	
NANDF_CS3	D16	NVCC_NANDF	GPIO	ALT5	GPIO6_IO16	Input	PU (100K)	
NANDF_D0	A18	NVCC_NANDF	GPIO	ALT5	GPIO2_IO00	Input	PU (100K)	
NANDF_D1	C17	NVCC_NANDF	GPIO	ALT5	GPIO2_IO01	Input	PU (100K)	
NANDF_D2	F16	NVCC_NANDF	GPIO	ALT5	GPIO2_IO02	Input	PU (100K)	
NANDF_D3	D17	NVCC_NANDF	GPIO	ALT5	GPIO2_IO03	Input	PU (100K)	
NANDF_D4	A19	NVCC_NANDF	GPIO	ALT5	GPIO2_IO04	Input	PU (100K)	
NANDF_D5	B18	NVCC_NANDF	GPIO	ALT5	GPIO2_IO05	Input	PU (100K)	
NANDF_D6	E17	NVCC_NANDF	GPIO	ALT5	GPIO2_IO06	Input	PU (100K)	
NANDF_D7	C18	NVCC_NANDF	GPIO	ALT5	GPIO2_IO07	Input	PU (100K)	
NANDF_RB0	B16	NVCC_NANDF	GPIO	ALT5	GPIO6_IO10	Input	PU (100K)	

Table 96. 21 x 21 mm Functional Contact Assignments (continued)

7 Revision History

Table 99 provides a revision history for the i.MX 6Dual/6Quad data sheet.

Table 99. i.MX 6Dual/6Quad Data Sheet Document Revision History

Rev. Number	Date	Substantive Change(s)
5	09/2017	 Rev. 5 changes include the following: Changed throughout: Changed terminology from "floating" to "not connected". Removed VADC feature from 19mm x 19mm package. Contact NXP sales and marketing with enablement options. Section 1.2, "Features" on page 1: Corrected A9 core speed from 1 GHz to 1.2 GHz. Section 1.2, "Features" on page 5: Changed Internal/external peripheral item from "LVDS serial ports—One port up to 165 MPixel/sec", ". Table 1, "Example Orderable Part Numbers": Added part numbers for 1.2 GHz extended commercial parts and silicon revision 1.4 with suffix "E". Section 1.3, "Signal Naming Convention" on page 8" and Section 6.1, "Signal Naming Convention": changed wording from <i>updated or changed signal naming</i>, to standard signal naming. Table 2, "INX 6Dua/6Quad Modules List" on page 11: Added bullet to uSDHC row: "Conforms to the SD Host Controller Standard Specification v3.0" Table 2, "INX 6Dua/6Quad Modules List" on page 11: Added DDR Controller (MMDC). Table 2, "Absolute Maximum Ratings," on page 21: Multiple changes: Core supply voltages: Separated rows by LDO enabled and LDO bypass. For LDO enabled, changed maximum value from 1.5 to 1.6V. Renamed Internal supply voltages to Core supply output voltage (LDO enabled) and changed maximum value from 1.3 to 1.4V. Added symbols. Changed maximum value from 3.6 to 3.7V. DDR I/O supply voltage: Added symbols. Changed maximum value from 3.6 to 3.7V. DDR I/O supply voltage: Added symbols. Changed maximum value from 3.6 to 3.7V. Resequenced: HDMI, PCIe, and SATA PHY high (VPH) supply voltage to precede low (VP) Added fortonte. GPIO I/O supply voltage: Added symbols. Changed maximum value from 3.6 to 3.7V. Resequenced: HDMI, PCIe, and SATA PHY high (VPH) supply voltage to precede low (VP) Added forton: USB_OTG, CHD_B Table 6, "Operating Rang
		(nevision mistory table continues on next page.)

Revision History

Rev. Number	Date	Substantive Change(s)
Rev. 3	02/2014	 Updates throughout for Silicon revision D, include: Figure 1 Part number nomenclature diagram. Example Orderable Part Number tables, Table 1 Feature description for Miscellaneous IPs and interfaces; SSI and ESAI. Table 6, UART 1–5 description change: programmable baud rate up to 5 MHz. Table 6, uSDHC 1–4 description change: including SDXC cards up to 2 TB. Table 6, operating range for Run mode: LDO bypassed, minimum value corrected to 1.150 V. Table 6, added table footnote to the Comment heading in the Comment column. Removed table "On-Chip LDOs and their On-Chip Loads." Section 4.1.4, External Clock Sources; added Note, "The internal RTC oscillator does not". Section 4.1.5, reworded second paragraph about the power management IC to explain that a robust thermal design is required for the increased system power dissipation. Table 8, Maximum Supply Currents: NVCC_RGMII Condition value changed to N=6. Table 8, Maximum Supply currents: Added row; NVCC_LVDS2P5 Section 4.2.1 Power-Up Sequence: removed Note. Section 4.5.2 OSC32K, second paragraph reworded to describe OSC32K automatic switching. Section 4.5.2 OSC32K, added Note following second paragraph to caution use of internal oscillator use. Table 21 XTALI and RTC_XTALI DC parameters; changed RTC_XTALI Vih minimum value to 0.8. Table 21 XTALI and RTC_XTALI DC parameters; changed RTC_XTALI Vih maximum value to 1.1. Table 38 Reset Timing Parameters; removed footnote. Section 4.9.3 External Interface Module; enhanced wording to first paragraph to describe operating frequency for data transfers, and to explain register settings are valid for entire range of frequencies. Table 24. EIM Asynchronous Timing Parameters; removed footnote 2 for clarity. Table 42. EIM Asynchronous Timing Parameters; reworded footnote 2 for clarity. Table 42. EIM Asynchrono
Rev. 2.3	07/26 /2013	 Table 96, 21 x 21Functional Contact Assignments: Restored NANDF_WP_B row and description. System Timing Parameters Table 38, Reset timing parameter, CC1 description clarified, change from: "Duration of SRC_POR_B to be qualified as valid (input slope <= 5 ns)" to: "Duration of SRC_POR_B to be qualified as valid" and added a footnote to the parameter with the following text: "SRC_POR_B rise and fall times must be 5 ns or less." This change was made for clarity and does not represent a specification change.
Rev. 2.2	07/2013	Editor corrections to revision history links. No technical content changes.
Rev. 2.1	07/2013	 Figure 1, Changed temperature references from Consumer to Commercial. Table 96, 21 x 21Functional Contact Assignments: Removed rows: DRAM_VREF, HDMI_DDCCEC, and HDMI_REF. Due to a typographical error in revision 2.0, the ball names for rows EIM_DA2 through EIM_DA15 were ordered incorrectly. This has been corrected in revision 2.1. The ball map is correct in both revision 2.0 and 2.1. (<i>Revision History table continues on next page.</i>)

Table 99. i.MX 6Dual/6Quad Data Sheet Document Revision History (continued)