

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	e200z2, e200z4
Core Size	32-Bit Dual-Core
Speed	80MHz/160MHz
Connectivity	CANbus, Ethernet, I ² C, LINbus, SAI, SPI, USB, USB OTG
Peripherals	DMA, LVD, POR, WDT
Number of I/O	178
Program Memory Size	4MB (4M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 80x10b, 64x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	256-LBGA
Supplier Device Package	256-MAPPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5747ck1mmj6

Table of Contents

1	Block diagram.....	4
2	Family comparison.....	4
3	Ordering parts.....	8
3.1	Determining valid orderable parts	8
3.2	Ordering Information	9
4	General.....	9
4.1	Absolute maximum ratings.....	9
4.2	Recommended operating conditions.....	11
4.3	Voltage regulator electrical characteristics.....	13
4.4	Voltage monitor electrical characteristics.....	16
4.5	Supply current characteristics.....	18
4.6	Electrostatic discharge (ESD) characteristics.....	21
4.7	Electromagnetic Compatibility (EMC) specifications.....	22
5	I/O parameters.....	22
5.1	AC specifications @ 3.3 V Range.....	22
5.2	DC electrical specifications @ 3.3V Range.....	23
5.3	AC specifications @ 5 V Range.....	24
5.4	DC electrical specifications @ 5 V Range.....	25
5.5	Reset pad electrical characteristics.....	26
5.6	PORST electrical specifications.....	28
6	Peripheral operating requirements and behaviours.....	28
6.1	Analog.....	28
6.1.1	ADC electrical specifications.....	28
6.1.2	Analog Comparator (CMP) electrical specifications	33
6.2	Clocks and PLL interfaces modules.....	34
6.2.1	Main oscillator electrical characteristics.....	34
6.2.2	32 kHz Oscillator electrical specifications	36
6.2.3	16 MHz RC Oscillator electrical specifications.....	36
6.2.4	128 KHz Internal RC oscillator Electrical specifications	37
6.2.5	PLL electrical specifications	37
6.3	Memory interfaces.....	38
6.3.1	Flash memory program and erase specifications.....	38
6.3.2	Flash memory Array Integrity and Margin Read specifications.....	39
6.3.3	Flash memory module life specifications.....	40
6.3.4	Data retention vs program/erase cycles.....	40
6.3.5	Flash memory AC timing specifications.....	41
6.3.6	Flash read wait state and address pipeline control settings	42
6.4	Communication interfaces.....	42
6.4.1	DSPI timing.....	42
6.4.2	FlexRay electrical specifications.....	48
6.4.2.1	FlexRay timing.....	48
6.4.2.2	TxEN.....	49
6.4.2.3	TxD.....	50
6.4.2.4	RxD.....	51
6.4.3	uSDHC specifications.....	52
6.4.4	Ethernet switching specifications.....	53
6.4.5	MediaLB (MLB) electrical specifications.....	55
6.4.5.1	MLB 3-pin interface DC characteristics	55
6.4.5.2	MLB 3-pin interface electrical specifications.....	55
6.4.6	USB electrical specifications.....	57
6.4.6.1	USB electrical specifications.....	57
6.4.6.2	ULPI timing specifications.....	57
6.4.7	SAI electrical specifications	58
6.5	Debug specifications.....	60
6.5.1	JTAG interface timing	60
6.5.2	Nexus timing.....	62
6.5.3	WKPU/NMI timing.....	64
6.5.4	External interrupt timing (IRQ pin).....	65
7	Thermal attributes.....	65
7.1	Thermal attributes.....	65
8	Dimensions.....	67
8.1	Obtaining package dimensions	67
9	Pinouts.....	68
9.1	Package pinouts and signal descriptions.....	68
10	Reset sequence.....	68
10.1	Reset sequence duration.....	68
10.2	BAF execution duration.....	68
10.3	Reset sequence description.....	69
11	Revision History.....	71

General

Stress beyond the listed maximum values may affect device reliability or cause permanent damage to the device.

Table 5. Absolute maximum ratings

Symbol	Parameter	Conditions ¹	Min	Max	Unit
$V_{DD_HV_A}$, $V_{DD_HV_B}$, $V_{DD_HV_C}$ ²	3.3 V - 5.5V input/output supply voltage	—	-0.3	6.0	V
$V_{DD_HV_FLA}$ ^{3,4}	3.3 V flash supply voltage (when supplying from an external source in bypass mode)	—	-0.3	3.63	V
$V_{DD_LP_DEC}$ ⁵	Decoupling pin for low power regulators ⁶	—	-0.3	1.32	V
$V_{DD_HV_ADC1_REF}$ ⁷	3.3 V / 5.0 V ADC1 high reference voltage	—	-0.3	6	V
$V_{DD_HV_ADC0}$	3.3 V to 5.5V ADC supply voltage	—	-0.3	6.0	V
$V_{DD_HV_ADC1}$					
$V_{SS_HV_ADC0}$	3.3V to 5.5V ADC supply ground	—	-0.1	0.1	V
$V_{SS_HV_ADC1}$					
V_{DD_LV}	Core logic supply voltage	—	-0.3	1.32	V
V_{INA}	Voltage on analog pin with respect to ground (V_{SS_HV})	—	-0.3	Min ($V_{DD_HV_x}$, $V_{DD_HV_ADCx}$, $V_{DD_ADCx_REF}$) +0.3	V
V_{IN}	Voltage on any digital pin with respect to ground (V_{SS_HV})	Relative to $V_{DD_HV_A}$, $V_{DD_HV_B}$, $V_{DD_HV_C}$	-0.3	$V_{DD_HV_x} + 0.3$	V
I_{INJPAD}	Injected input current on any pin during overload condition	Always	-5	5	mA
I_{INJSUM}	Absolute sum of all injected input currents during overload condition	—	-50	50	mA
T_{ramp}	Supply ramp rate	—	0.5 V / min	100V/ms	—
T_A ⁸	Ambient temperature	—	-40	125	°C
T_{STG}	Storage temperature	—	-55	165	°C

1. All voltages are referred to VSS_HV unless otherwise specified
2. VDD_HV_B and VDD_HV_C are common together on the 176 LQFP-EP package.
3. VDD_HV_FLA must be connected to VDD_HV_A when VDD_HV_A = 3.3V
4. VDD_HV_FLA must be disconnected from ANY power sources when VDD_HV_A = 5V
5. This pin should be decoupled with low ESR 1 μ F capacitor.
6. Not available for input voltage, only for decoupling internal regulators
7. 10-bit ADC does not have dedicated reference and its reference is double bonded to 10-bit ADC supply(VDD_HV_ADC0).
8. $T_J=150^{\circ}\text{C}$. Assumes $T_A=125^{\circ}\text{C}$
 - Assumes maximum θ_{JA} . See [Thermal attributes](#)

General

Table 6. Recommended operating conditions ($V_{DD_HV_x} = 3.3\text{ V}$) (continued)

Symbol	Parameter	Conditions ¹	Min ²	Max	Unit
T_A	Ambient temperature under bias	$f_{CPU} \leq 160\text{ MHz}$	-40	125	$^{\circ}\text{C}$
T_J	Junction temperature under bias	—	-40	150	$^{\circ}\text{C}$

1. All voltages are referred to V_{SS_HV} unless otherwise specified
2. Device will be functional down (and electrical specifications as per various datasheet parameters will be guaranteed) to the point where one of the LVD/HVD resets the device. When voltage drops outside range for an LVD/HVD, device is reset.
3. VDD_HV_FLA must be connected to VDD_HV_A when $VDD_HV_A = 3.3\text{ V}$
4. VDD_LV supply pins should never be grounded (through a small impedance). If these are not driven, they should only be left floating.
5. $VIN1_CMP_REF \leq VDD_HV_A$
6. This supply is shorted VDD_HV_A on lower packages.

NOTE

If VDD_HV_A is in 5V range, it is necessary to use internal Flash supply 3.3V regulator. VDD_HV_FLA should not be supplied externally and should only have decoupling capacitor.

Table 7. Recommended operating conditions ($V_{DD_HV_x} = 5\text{ V}$)

Symbol	Parameter	Conditions ¹	Min ²	Max	Unit
$V_{DD_HV_A}$	HV IO supply voltage	—	4.5	5.5	V
$V_{DD_HV_B}$					
$V_{DD_HV_C}$					
$V_{DD_HV_FLA}^3$	HV flash supply voltage	—	3.15	3.6	V
$V_{DD_HV_ADC1_REF}$	HV ADC1 high reference voltage	—	3.15	5.5	V
$V_{DD_HV_ADC0}$	HV ADC supply voltage	—	max($V_{DD_HV_A}, V_{DD_HV_B}, V_{DD_HV_C}$) - 0.05	5.5	V
$V_{SS_HV_ADC0}$	HV ADC supply ground	—	-0.1	0.1	V
$V_{SS_HV_ADC1}$					
$V_{DD_LV}^4$	Core supply voltage	—	1.2	1.32	V
$V_{IN1_CMP_REF}^5$	Analog Comparator DAC reference voltage	—	3.15	5.5	V
I_{INJPAD}	Injected input current on any pin during overload condition	—	-3.0	3.0	mA
T_A	Ambient temperature under bias	$f_{CPU} \leq 160\text{ MHz}$	-40	125	$^{\circ}\text{C}$
T_J	Junction temperature under bias	—	-40	150	$^{\circ}\text{C}$

1. All voltages are referred to V_{SS_HV} unless otherwise specified
2. Device will be functional down (and electrical specifications as per various datasheet parameters will be guaranteed) to the point where one of the LVD/HVD resets the device. When voltage drops outside range for an LVD/HVD, device is reset.
3. When VDD_HV is in 5 V range, VDD_HV_FLA cannot be supplied externally. This pin is decoupled with C_{flash_reg} .
4. VDD_LV supply pins should never be grounded (through a small impedance). If these are not driven, they should only be left floating
5. This supply is shorted VDD_HV_A on lower packages.

General




Figure 2. Voltage regulator capacitance connection

Table 8. Voltage regulator electrical specifications

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
C_{fp_reg} ¹	External decoupling / stability capacitor	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1.32	2.2 ²	3	μF
	Combined ESR of external capacitor	—	0.001	—	0.03	Ohm
C_{lp/ulp_reg}	External decoupling / stability capacitor for internal low power regulators	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	0.8	1	1.4	μF
	Combined ESR of external capacitor	—	0.001	—	0.1	Ohm
C_{be_fpreg} ³	Capacitor in parallel to base-emitter	BCP68 and BCP56		3.3		nF
		MJD31		4.7		
C_{flash_reg} ⁴	External decoupling / stability capacitor for internal Flash regulators	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1.32	2.2	3	μF
	Combined ESR of external capacitor	—	0.001	—	0.03	Ohm

Table continues on the next page...

Table 10. Current consumption characteristics (continued)

Symbol	Parameter	Conditions ¹	Min	Typ	Max	Unit
		T _a = 105 °C	—	114	206	mA
		T _a = 125 °C ⁴	—	131	277	mA
I _{DD_STOP}	STOP mode Operating current	T _a = 25 °C V _{DD_LV} = 1.25 V	—	11	—	mA
		T _a = 85 °C V _{DD_LV} = 1.25 V	—	19.8	105	
		T _a = 105 °C V _{DD_LV} = 1.25 V	—	29	145	
		T _a = 125 °C ⁴ V _{DD_LV} = 1.25 V	—	45	160	
		T _a = 25 °C 2 ADCs operating at 80 MHz V _{DD_HV_ADC_REF} = 3.6 V	—	200	400	
I _{DD_HV_ADC_REF} ^{11, 12}	ADC REF Operating current	T _a = 125 °C ⁴ 2 ADCs operating at 80 MHz V _{DD_HV_ADC_REF} = 5.5 V	—	200	400	μA
I _{DD_HV_ADCx} ¹²	ADC HV Operating current	T _a = 25 °C ADC operating at 80 MHz V _{DD_HV_ADC} = 3.6 V	—	1	2	mA
		T _a = 125 °C ⁴ ADC operating at 80 MHz V _{DD_HV_ADC} = 5.5 V	—	1.2	2	
I _{DD_HV_FLASH}	Flash Operating current during read access	T _a = 125 °C ⁴ 3.3 V supplies x MHz frequency	—	40	45	mA

1. The content of the Conditions column identifies the components that draw the specific current.
2. ALL Modules enabled at maximum frequency: 2 x e200Z4 @160 MHz, e200Z2 at 80 MHz, Platform @160MHz, DMA (SRAM to SRAM), all SRAMs accessed in parallel, Flash access(prefetch is disabled while buffers are enabled), HSM reading from flash at regular intervals (500 pll clock cycles), ENET0 transmitting, MLB transmitting, FlexRay transmitting, USB-SPH transmitting (USB-OTG only clocked), 2 x I2C transmitting (rest clocked), 1 x SAI transmitting (rest clocked), ADC0 converting using BCTU triggers triggered through PIT (other ADC clocked), RTC running, 3 x STM running, 2 x DSPI transmitting (rest clocked), 2 x SPI transmitting (rest clocked), 4 x CAN state machines working(rest clocked), 9 x LINFlexD transmitting (rest clocked), 1 x eMIOS clocked (used OPWFMB mode) (Others clock gated), SDHC,3 x CMP only clocked, FIRC, SIRC, FXOSC, SXOSC, PLL running. All others modules clock gated if not specifically mentioned. I/O supply current excluded.
3. Recommended Transistors:MJD31 @ 85°C, 105°C and 125°C.
4. T_j=150°C. Assumes T_a=125°C
 - Assumes maximum θ_{JA}. See [Thermal attributes](#)
5. Enabled Modules in Gateway mode: 2 x e200Z4 @160 MHz (Instruction and Data cache enabled), Platform @160MHz, e200Z2 at 80 MHz(Instruction cache enabled), all SRAMs accessed in parallel, Flash access(prefetch is disabled while buffers are enabled), HSM reading from flash at regular intervals(500 pll clock cycles), ENET0 transmitting, MLB transmitting, FlexRay transmitting, USB-SPH Transmitting, USB-OTG clocked, 2 x I2C transmitting, (2 x I2C clock gated), 1 x SAI transmitting (2 x SAI clock gated), ADC0 converting in continuous mode (ADC1 clock gated), PIT clocked, RTC clocked, 3 x STM clocked, 2 x DSPI transmitting(Other DSPI clock gated), 2 x SPI transmitting(Other SPIs clock gated), 4

Table 17. DC electrical specifications @ 5 V Range (continued)

Symbol	Parameter	Value		Unit
		Min	Max	
Io_h_f	Full drive Io ⁹ (SIUL2_MSCRn[SRC 1:0]= 11)	38	132	mA
Io_l_f	Full drive Io ⁹ (SIUL2_MSCRn[SRC 1:0]= 11)	48	220	mA
Io_h_h	Half drive Io ⁹ (SIUL2_MSCRn[SRC 1:0]= 10)	19	66	mA
Io_l_h	Half drive Io ⁹ (SIUL2_MSCRn[SRC 1:0]= 10)	24	110	mA

1. Max power supply ramp rate is 500 V / ms
2. Measured when pad=0.69*VDD_HV_x
3. Measured when pad=0.49*VDD_HV_x
4. Measured when pad = 0 V
5. Measured when pad = VDD_HV_x
6. Measured when pad is sourcing 2 mA
7. Measured when pad is sinking 2 mA
8. Measured when pad is sinking 1.5 mA
9. Io_h/Io_l is derived from spice simulations. These values are NOT guaranteed by test.

5.5 Reset pad electrical characteristics

The device implements a dedicated bidirectional RESET pin.




Figure 3. Start-up reset requirements

Table 21. ADC conversion characteristics (for 10-bit) (continued)

Symbol	Parameter	Conditions	Min	Typ ¹	Max	Unit
t_{conv}	Conversion time ⁴	80 MHz	550	—	—	ns
t_{total_conv}	Total Conversion time $t_{sample} + t_{conv}$ (for standard channels)	80 MHz	1	—	—	μ s
	Total Conversion time $t_{sample} + t_{conv}$ (for extended channels)		1.5	—	—	
C_S	ADC input sampling capacitance	—	—	3	5	pF
C_{P1} ⁵	ADC input pin capacitance 1	—	—	—	5	pF
C_{P2} ⁵	ADC input pin capacitance 2	—	—	—	0.8	pF
R_{SW1} ⁵	Internal resistance of analog source	V_{REF} range = 4.5 to 5.5 V	—	—	0.3	k Ω
		V_{REF} range = 3.15 to 3.6 V	—	—	875	Ω
R_{AD} ⁵	Internal resistance of analog source	—	—	—	825	Ω
INL	Integral non-linearity	—	-2	—	2	LSB
DNL	Differential non-linearity	—	-1	—	1	LSB
OFS	Offset error	—	-4	—	4	LSB
GNE	Gain error	—	-4	—	4	LSB
ADC Analog Pad (pad going to one ADC)	Max leakage (standard channel)	150 °C	—	—	2500	nA
	Max leakage (standard channel)	105 °C T_A	—	5	250	nA
	Max positive/negative injection		-5	—	5	mA
TUE _{standard/extended channels}	Total unadjusted error for standard channels	Without current injection	-4	+/-3	4	LSB
		With current injection ⁶		+/-4		LSB
$t_{recovery}$	STOP mode to Run mode recovery time				< 1	μ s

1. Active ADC Input, $VinA < [\min(ADC_ADV, IO_Supply_A,B,C)]$. Violation of this condition would lead to degradation of ADC performance. Please refer to Table: 'Absolute maximum ratings' to avoid damage. Refer to Table: 'Recommended operating conditions' for required relation between IO_supply_A, B, C and ADC_Supply.
2. The internally generated clock (known as AD_clk or ADCK) could be same as the peripheral clock or half of the peripheral clock based on register configuration in the ADC.
3. During the sample time the input capacitance C_S can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_{sample} . After the end of the sample time t_{sample} , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_{sample} depend on programming.
4. This parameter does not include the sample time t_{sample} , but only the time for determining the digital result and the time to load the result register with the conversion result.
5. See Figure 2
6. Current injection condition for ADC channels is defined for an inactive ADC channel (on which conversion is NOT being performed), and this occurs when voltage on the ADC pin exceeds the I/O supply or ground. However, absolute maximum voltage spec on pad input (VINA, see Table: 'Absolute maximum ratings') must be honored to meet TUE spec quoted here

NOTE

The ADC input pins sit across all three I/O segments, VDD_HV_A, VDD_HV_B and VDD_HV_C.

6.1.2 Analog Comparator (CMP) electrical specifications

Table 22. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit
I _{DDHS}	Supply current, High-speed mode (EN=1, PMODE=1)	—	—	250	µA
I _{DDLS}	Supply current, low-speed mode (EN=1, PMODE=0)	—	5	11	µA
V _{AIN}	Analog input voltage	V _{SS}	—	V _{IN1_CMP_REF}	V
V _{AIO}	Analog input offset voltage ¹	-42	—	42	mV
V _H	Analog comparator hysteresis ² • CR0[HYSTCTR] = 00 • CR0[HYSTCTR] = 01 • CR0[HYSTCTR] = 10 • CR0[HYSTCTR] = 11	— — — — —	1 20 40 60	25 50 70 105	mV
t _{DHS}	Propagation Delay, High Speed Mode (Full Swing) ^{1, 3}	—	—	250	ns
t _{DLS}	Propagation Delay, Low power Mode (Full Swing) ^{1, 3}	—	5	21	µs
	Analog comparator initialization delay, High speed mode ⁴	—	4		µs
	Analog comparator initialization delay, Low speed mode ⁴	—	100		µs
I _{DAC6b}	6-bit DAC current adder (when enabled)				
	3.3V Reference Voltage	—	6	9	µA
	5V Reference Voltage	—	10	16	µA
INL	6-bit DAC integral non-linearity	-0.5	—	0.5	LSB ⁵
DNL	6-bit DAC differential non-linearity	-0.8	—	0.8	LSB

1. Measured with hysteresis mode of 00
2. Typical hysteresis is measured with input voltage range limited to 0.6 to V_{DD_HV_A}-0.6V
3. Full swing = VIH, VIL
4. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
5. 1 LSB = V_{reference}/64

Table 23. Main oscillator electrical characteristics (continued)

Symbol	Parameter	Mode	Conditions	Min	Typ	Max	Unit
		LCP	8 MHz		141		uA
			16 MHz		252		
			40 MHz		518		
V _{IH}	Input High level CMOS Schmitt trigger	EXT Wave	Oscillator supply=3.3	1.95			V
V _{IL}	Input low level CMOS Schmitt trigger	EXT Wave	Oscillator supply=3.3			1.25	V

6.2.2 32 kHz Oscillator electrical specifications

Table 24. 32 kHz oscillator electrical specifications

Symbol	Parameter	Condition	Min	Typ	Max	Unit
f _{osc_lo}	Oscillator crystal or resonator frequency		32		40	KHz
t _{cst}	Crystal Start-up Time ^{1,2}				2	s

1. This parameter is characterized before qualification rather than 100% tested.
2. Proper PC board layout procedures must be followed to achieve specifications.

6.2.3 16 MHz RC Oscillator electrical specifications

Table 25. 16 MHz RC Oscillator electrical specifications

Symbol	Parameter	Conditions	Value			Unit
			Min	Typ	Max	
F _{Target}	IRC target frequency	—	—	16	—	MHz
PTA	IRC frequency variation after trimming	—	-5	—	5	%
T _{startup}	Startup time	—	—	—	1.5	us
T _{STJIT}	Cycle to cycle jitter		—	—	1.5	%
T _{LTJIT}	Long term jitter		—	—	0.2	%

NOTE

The above start up time of 1 us is equivalent to 16 cycles of 16 MHz.

Table 30. Flash memory program and erase specifications (continued)

Symbol	Characteristic ¹	Typ ²	Factory Programming ^{3, 4}		Field Update		Unit
			Initial Max	Initial Max, Full Temp	Typical End of Life ⁵	Lifetime Max ⁶	
			20°C ≤ T _A ≤ 30°C	-40°C ≤ T _J ≤ 150°C	-40°C ≤ T _J ≤ 150°C	≤ 1,000 cycles	
t _{32kers}	32 KB Block erase time	217	360	390	310	1,200	ms
t _{32kpgm}	32 KB Block program time	69	100	110	90	1,200	ms
t _{64kers}	64 KB Block erase time	315	490	590	420	1,600	ms
t _{64kpgm}	64 KB Block program time	138	180	210	170	1,600	ms
t _{256kers}	256 KB Block erase time	884	1,520	2,030	1,080	4,000	—
t _{256kpgm}	256 KB Block program time	552	720	880	650	4,000	—

1. Program times are actual hardware programming times and do not include software overhead. Block program times assume quad-page programming.
2. Typical program and erase times represent the median performance and assume nominal supply values and operation at 25 °C. Typical program and erase times may be used for throughput calculations.
3. Conditions: ≤ 150 cycles, nominal voltage.
4. Plant Programming times provide guidance for timeout limits used in the factory.
5. Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations.
6. Conditions: -40°C ≤ T_J ≤ 150°C, full spec voltage.

6.3.2 Flash memory Array Integrity and Margin Read specifications

Table 31. Flash memory Array Integrity and Margin Read specifications

Symbol	Characteristic	Min	Typical	Max	Units
t _{ai16kseq}	Array Integrity time for sequential sequence on 16 KB block.	—	—	512 x Tperiod x Nread	—
t _{ai32kseq}	Array Integrity time for sequential sequence on 32 KB block.	—	—	1024 x Tperiod x Nread	—
t _{ai64kseq}	Array Integrity time for sequential sequence on 64 KB block.	—	—	2048 x Tperiod x Nread	—
t _{ai256kseq}	Array Integrity time for sequential sequence on 256 KB block.	—	—	8192 x Tperiod x Nread	—
t _{mr16kseq}	Margin Read time for sequential sequence on 16 KB block.	73.81	—	110.7	μs
t _{mr32kseq}	Margin Read time for sequential sequence on 32 KB block.	128.43	—	192.6	μs
t _{mr64kseq}	Margin Read time for sequential sequence on 64 KB block.	237.65	—	356.5	μs
t _{mr256kseq}	Margin Read time for sequential sequence on 256 KB block.	893.01	—	1,339.5	μs




Figure 15. DSPI modified transfer format timing — slave, CPHA = 1




Figure 16. DSPI PCS strobe (PCSS) timing

6.4.2 FlexRay electrical specifications

6.4.2.1 FlexRay timing

This section provides the FlexRay Interface timing characteristics for the input and output signals. It should be noted that these are recommended numbers as per the FlexRay EPL v3.0 specification, and subject to change per the final timing analysis of the device.

6.4.2.2 TxEN




Figure 17. TxEN signal

Table 38. TxEN output characteristics¹

Name	Description	Min	Max	Unit
dCCTxEN _{RISE25}	Rise time of TxEN signal at CC	—	9	ns
dCCTxEN _{FALL25}	Fall time of TxEN signal at CC	—	9	ns
dCCTxEN ₀₁	Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge	—	25	ns
dCCTxEN ₁₀	Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge	—	25	ns

1. All parameters specified for $V_{DD_HV_IOx} = 3.3 \text{ V}$ -5%, +10%, $T_J = -40 \text{ }^\circ\text{C} / 150 \text{ }^\circ\text{C}$, TxEN pin load maximum 25 pF




Figure 18. TxEN signal propagation delays

6.4.2.3 TxD




Figure 19. TxD Signal

Table 39. TxD output characteristics

Name	Description ¹	Min	Max	Unit
dCCT _{xAsym}	Asymmetry of sending CC @ 25 pF load (=dCCTxD50% - 100 ns)	-2.45	2.45	ns
dCCTxD _{RISE25} +dCCTx D _{FALL25}	Sum of Rise and Fall time of TxD signal at the output	—	9 ²	ns

Table continues on the next page...

FlexRay electrical specifications

- All parameters specified for VDD_HV_IOx = 3.3 V -5%, +±10%, TJ = -40 oC / 150 oC.

6.4.3 uSDHC specifications

Table 41. uSDHC switching specifications

Num	Symbol	Description	Min.	Max.	Unit
Card input clock					
SD1	fpp	Clock frequency (Identification mode)	0	400	kHz
	fpp	Clock frequency (SD\SDIO full speed)	0	25	MHz
	fpp	Clock frequency (SD\SDIO high speed)	0	40	MHz
	fpp	Clock frequency (MMC full speed)	0	20	MHz
	f _{OD}	Clock frequency (MMC full speed)	0	40	MHz
SD2	t _{WL}	Clock low time	7	—	ns
SD3	t _{WH}	Clock high time	7	—	ns
SD4	t _{TLH}	Clock rise time	—	3	ns
SD5	t _{THL}	Clock fall time	—	3	ns
SDHC output / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)					
SD6	t _{OD}	SDHC output delay (output valid)	-5	6.5	ns
SDHC input / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)					
SD7	t _{ISU}	SDHC input setup time	5	—	ns
SD8	t _{IH}	SDHC input hold time	0	—	ns




Figure 21. uSDHC timing

6.4.4 Ethernet switching specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

6.4.4.1 MII signal switching specifications

The following timing specs meet the requirements for MII style interfaces for a range of transceiver devices.

NOTE

ENET0 supports the following xMII interfaces: MII, MII_Lite and RMII. ENET1 supports the following xMII interfaces: MII_Lite.

NOTE



It is only possible to use ENET0 and ENET1 simultaneously when both are configured for MII_Lite.

NOTE

In certain pinout configurations ENET1 MII-Lite signals can be across multiple VDD_HV_A/B/C domains. If these configuration are used, VDD_HV IO domains need to be at the same voltage (for example: 3.3V)

Table 42. MII signal switching specifications

Symbol	Description	Min.	Max.	Unit
—	RXCLK frequency	—	25	MHz
MII1	RXCLK pulse width high	35%	65%	RXCLK period
MII2	RXCLK pulse width low	35%	65%	RXCLK period
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5	—	ns
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5	—	ns
—	TXCLK frequency	—	25	MHz
MII5	TXCLK pulse width high	35%	65%	TXCLK period
MII6	TXCLK pulse width low	35%	65%	TXCLK period
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	2	—	ns
MII8	TXCLK to TXD[3:0], TXEN, TXER valid	—	25	ns


**Figure 22. RMII/MII transmit signal timing diagram****Figure 23. RMII/MII receive signal timing diagram**

6.4.4.2 RMII signal switching specifications

The following timing specs meet the requirements for RMII style interfaces for a range of transceiver devices.

Table 43. RMII signal switching specifications

Num	Description	Min.	Max.	Unit
—	EXTAL frequency (RMII input clock RMII_CLK)	—	50	MHz
RMII1	RMII_CLK pulse width high	35%	65%	RMII_CLK period
RMII2	RMII_CLK pulse width low	35%	65%	RMII_CLK period
RMII3	RXD[1:0], CRS_DV, RXER to RMII_CLK setup	4	—	ns
RMII4	RMII_CLK to RXD[1:0], CRS_DV, RXER hold	2	—	ns
RMII7	RMII_CLK to TxD[1:0], TXEN invalid	4	—	ns
RMII8	RMII_CLK to TxD[1:0], TXEN valid	—	15	ns

**Figure 26. Master mode SAI Timing****Table 49. Slave mode SAI Timing**

No	Parameter	Value		Unit
		Min	Max	
	Operating Voltage	2.7	3.6	V
S11	SAI_BCLK cycle time (input)	80	-	ns
S12	SAI_BCLK pulse width high/low (input)	45%	55%	BCLK period
S13	SAI_FS input setup before SAI_BCLK	10	-	ns
S14	SAI_FS input hold after SAI_BCLK	2	-	ns
S15	SAI_BCLK to SAI_TxD/SAI_FS output valid	-	28	ns
S16	SAI_BCLK to SAI_TxD/SAI_FS output invalid	0	-	ns
S17	SAI_RxD setup before SAI_BCLK	10	-	ns
S18	SAI_RxD hold after SAI_BCLK	2	-	ns




Figure 28. JTAG test clock input timing




Figure 29. JTAG test access port timing

Board type	Symbol	Description	256 MAPBGA	Unit	Notes
Single-layer (1s)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	39.5	°C/W	1, 2
Four-layer (2s2p)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	22.9	°C/W	1, 23
Single-layer (1s)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	28.5	°C/W	1, 3
Four-layer (2s2p)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	18.3	°C/W	1, 3
—	R _{θJB}	Thermal resistance, junction to board	9.5	°C/W	4
—	R _{θJC}	Thermal resistance, junction to case	5.8	°C/W	5
—	Ψ _{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	0.2	°C/W	6
—	Ψ _{JB}	Thermal characterization parameter, junction to package bottom outside center (natural convection)	6.4	°C/W	7

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.,
2. Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
3. Per JEDEC JESD51-6 with the board horizontal
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.
7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

8 Dimensions

8.1 Obtaining package dimensions

Package dimensions are provided in package drawing.

To find a package drawing, go to www.nxp.com and perform a keyword search for the drawing's document number:

Package	NXP Document Number
176-pin LQFP-EP	98ASA00673D
256 MAPBGA	98ASA00346D
324 MAPBGA	98ASA10582D

Revision History

Table 56. Revision History (continued)

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> In table: Functional Pad AC Specifications @ 3.3 V Range <ul style="list-style-type: none"> Updated values for symbol 'pad_sr_hv (output)' In table: DC electrical specifications @ 3.3V Range <ul style="list-style-type: none"> Updtaed values for VDD_HV_x, Vih, Vhys Added Vih (pad_i_hv), Vil (pad_i_hv), Vhys (pad_i_hv), Vih_hys, Vil_hys In table: Functional Pad AC Specifications @ 5 V Range <ul style="list-style-type: none"> Updated values for symbol 'pad_sr_hv (output)' In table DC electrical specifications @ 5 V Range <ul style="list-style-type: none"> Added Vih (pad_i_hv), Vil (pad_i_hv), Vhys (pad_i_hv), Vih_hys, Vil_hys
		<ul style="list-style-type: none"> In section: PORST electrical specifications <ul style="list-style-type: none"> In table: PORST electrical specifications <ul style="list-style-type: none"> Updated 'Min' value for W_{NPORST} Corrected 'Unit' for V_{IH} and V_{IL} In section: Peripheral operating requirements and behaviours <ul style="list-style-type: none"> Revised table: ADC conversion characteristics (for 12-bit) and ADC conversion characteristics (for 10-bit) In section: Analogue Comparator (CMP) electrical specifications <ul style="list-style-type: none"> In table: Comparator and 6-bit DAC electrical specifications <ul style="list-style-type: none"> Updated 'Max' value of I_{DDLS} Updated 'Min' and 'Max' for V_{AIO} and DNL Updated 'Descripton' 'Min' 'Max' od V_H Updated row for tDHS Added row for tDLS Removed row for VCMPOh and VCMPOI In section: Clocks and PLL interfaces modules <ul style="list-style-type: none"> Revised table: Main oscillator electrical characteristics In table: 16 MHz RC Oscillator electrical specifications <ul style="list-style-type: none"> Updated 'Max' of Tstartup In table: 128 KHz Internal RC oscillator electrical specifications <ul style="list-style-type: none"> Removed Uncaliberated 'Condition' for Fosc Updated 'Min' and 'Max' of Caliberated Fosc Updated 'Temperature dependence' and 'Supply dependence' In table: PLL electrical specifications <ul style="list-style-type: none"> Removed Input Clock Low Level, Input Clock High Level, Power consumption, Regulator Maximum Output Current, Analog Supply, Digital Supply (VDD_LV), Modulation Depth (Down Spread), PLL reset assertion time, and Power Consumption Removed 'Typ' value of Duty Cycle at pllclkout Removed 'Min' from calibration mode of Lock Time In table: Jitter calculation <ul style="list-style-type: none"> Added 1 Sigma Random Jitter value for Long term jitter
		<ul style="list-style-type: none"> In section Flash read wait state and address pipeline control settings <ul style="list-style-type: none"> Revised table: Flash Read Wait State and Address Pipeline Control Removed section: On-chip peripherals Added section: 'Reset sequence'
Rev4	Feb 10 2017	<ul style="list-style-type: none"> Added VDD_HV_BALLAST footnote in Voltage regulator electrical characteristics Added Note to clarify In-Rush current and pin capacitance in Voltage regulator electrical characteristics Updated SIUL2_MSCRn[SRC 1:0]=11@25pF max value; SIUL2_MSCRn[SRC 1:0]=11@50pF min value; SIUL2_MSCRn[SRC 1:0]=10@25pF min and max values in AC specifications @ 3.3 V Range

Table continues on the next page...