

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details


| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | e200z2, e200z4, e200z4 |
| Core Size | 32-Bit Tri-Core |
| Speed | 80MHz/160MHz |
| Connectivity | CANbus, Ethernet, I ² C, LINbus, SAI, SPI, USB, USB OTG |
| Peripherals | DMA, LVD, POR, WDT |
| Number of I/O | 178 |
| Program Memory Size | 4MB (4M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 768K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | A/D 80x10b, 64x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 256-LBGA |
| Supplier Device Package | 256-MAPPBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=spc5747gbk1vmj6 |

- Timer
 - 16 Periodic Interrupt Timers (PITs)
 - Three System Timer Module (STM)
 - Four Software WatchDog Timers (SWT)
 - 96 Configurable Enhanced Modular Input Output Subsystem (eMIOS) channels
- Device/board boundary Scan testing supported with per Joint Test Action Group (JTAG) of IEEE (IEEE 1149.1) and 1149.7 (cJTAG)
- Security
 - Hardware Security Module (HSMv2)
 - Password and Device Security (PASS and TDM) supporting advanced censorship and life-cycle management
 - One Fault Collection and Control Unit (FCCU) to collect faults and issue interrupts
- Functional Safety
 - ISO26262 ASIL compliance
- Multiple operating modes
 - Includes enhanced low power operation

Table of Contents

| | | |
|---------|--|----|
| 1 | Block diagram..... | 4 |
| 2 | Family comparison..... | 4 |
| 3 | Ordering parts..... | 8 |
| 3.1 | Determining valid orderable parts | 8 |
| 3.2 | Ordering Information | 9 |
| 4 | General..... | 9 |
| 4.1 | Absolute maximum ratings..... | 9 |
| 4.2 | Recommended operating conditions..... | 11 |
| 4.3 | Voltage regulator electrical characteristics..... | 13 |
| 4.4 | Voltage monitor electrical characteristics..... | 16 |
| 4.5 | Supply current characteristics..... | 18 |
| 4.6 | Electrostatic discharge (ESD) characteristics..... | 21 |
| 4.7 | Electromagnetic Compatibility (EMC) specifications..... | 22 |
| 5 | I/O parameters..... | 22 |
| 5.1 | AC specifications @ 3.3 V Range..... | 22 |
| 5.2 | DC electrical specifications @ 3.3V Range..... | 23 |
| 5.3 | AC specifications @ 5 V Range..... | 24 |
| 5.4 | DC electrical specifications @ 5 V Range..... | 25 |
| 5.5 | Reset pad electrical characteristics..... | 26 |
| 5.6 | PORST electrical specifications..... | 28 |
| 6 | Peripheral operating requirements and behaviours..... | 28 |
| 6.1 | Analog..... | 28 |
| 6.1.1 | ADC electrical specifications..... | 28 |
| 6.1.2 | Analog Comparator (CMP) electrical specifications | 33 |
| 6.2 | Clocks and PLL interfaces modules..... | 34 |
| 6.2.1 | Main oscillator electrical characteristics..... | 34 |
| 6.2.2 | 32 kHz Oscillator electrical specifications | 36 |
| 6.2.3 | 16 MHz RC Oscillator electrical specifications..... | 36 |
| 6.2.4 | 128 KHz Internal RC oscillator Electrical specifications | 37 |
| 6.2.5 | PLL electrical specifications | 37 |
| 6.3 | Memory interfaces..... | 38 |
| 6.3.1 | Flash memory program and erase specifications..... | 38 |
| 6.3.2 | Flash memory Array Integrity and Margin Read specifications..... | 39 |
| 6.3.3 | Flash memory module life specifications..... | 40 |
| 6.3.4 | Data retention vs program/erase cycles..... | 40 |
| 6.3.5 | Flash memory AC timing specifications..... | 41 |
| 6.3.6 | Flash read wait state and address pipeline control settings | 42 |
| 6.4 | Communication interfaces..... | 42 |
| 6.4.1 | DSPI timing..... | 42 |
| 6.4.2 | FlexRay electrical specifications..... | 48 |
| 6.4.2.1 | FlexRay timing..... | 48 |
| 6.4.2.2 | TxEN..... | 49 |
| 6.4.2.3 | TxD..... | 50 |
| 6.4.2.4 | RxD..... | 51 |
| 6.4.3 | uSDHC specifications..... | 52 |
| 6.4.4 | Ethernet switching specifications..... | 53 |
| 6.4.5 | MediaLB (MLB) electrical specifications..... | 55 |
| 6.4.5.1 | MLB 3-pin interface DC characteristics | 55 |
| 6.4.5.2 | MLB 3-pin interface electrical specifications..... | 55 |
| 6.4.6 | USB electrical specifications..... | 57 |
| 6.4.6.1 | USB electrical specifications..... | 57 |
| 6.4.6.2 | ULPI timing specifications..... | 57 |
| 6.4.7 | SAI electrical specifications | 58 |
| 6.5 | Debug specifications..... | 60 |
| 6.5.1 | JTAG interface timing | 60 |
| 6.5.2 | Nexus timing..... | 62 |
| 6.5.3 | WKPU/NMI timing..... | 64 |
| 6.5.4 | External interrupt timing (IRQ pin)..... | 65 |
| 7 | Thermal attributes..... | 65 |
| 7.1 | Thermal attributes..... | 65 |
| 8 | Dimensions..... | 67 |
| 8.1 | Obtaining package dimensions | 67 |
| 9 | Pinouts..... | 68 |
| 9.1 | Package pinouts and signal descriptions..... | 68 |
| 10 | Reset sequence..... | 68 |
| 10.1 | Reset sequence duration..... | 68 |
| 10.2 | BAF execution duration..... | 68 |
| 10.3 | Reset sequence description..... | 69 |
| 11 | Revision History..... | 71 |

3.2 Ordering Information


Qualification Status

P = Engineering samples
S = Automotive qualified

PC = Power Architecture
Automotive Platform

57 = Power Architecture in 55nm

Core Version

4 = e200z4 Core Version (highest core version in the case of multiple cores)

Flash Memory Size

6 = 3 MB
7 = 4 MB
8 = 6 MB

Product Version

C = Body Control Feature Set
G = Gateway Feature Set

Optional fields

Blank = Feature not available
S = HSM (Security Module)

F = CAN FD

B = Both HSM and CAN FD

T = HSM and 2nd Ethernet

G = CAN FD and 2nd Ethernet

H = HSM, CAN FD, and 2nd Ethernet

Fab and mask version indicator

K=TSMC Fab
#=Version of maskset
0=ON65H
1=1N81M
0A=ON78S

Package Code

KU = 176 LQFP EP
MJ = 256 MAPBGA
MN = 324 MAPBGA

CPU Frequency

2 = Each z4 operates up to 120 MHz
6 = Each z4 operates up to 160 MHz

Shipping Method

R = Tape and reel
Blank = Tray

Temperature spec.

C = -40.C to +85.C Ta
V = -40.C to +105.C Ta
M = -40.C to +125.C Ta

Note: Not all part number combinations are available as production product

4 General

4.1 Absolute maximum ratings

NOTE

Functional operating conditions appear in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maximum values is not guaranteed. See footnotes in [Table 5](#) for specific conditions

4.2 Recommended operating conditions

The following table describes the operating conditions for the device, and for which all specifications in the data sheet are valid, except where explicitly noted. The device operating conditions must not be exceeded in order to guarantee proper operation and reliability. The ranges in this table are design targets and actual data may vary in the given range.

NOTE

- For normal device operations, all supplies must be within operating range corresponding to the range mentioned in following tables. This is required even if some of the features are not used.
- If VDD_HV_A is in 3.3V range, VDD_HV_FLA should be externally supplied using a 3.3V source. If VDD_HV_A is in 3.3V range, VDD_HV_FLA should be shorted to VDD_HV_A.
- VDD_HV_A, VDD_HV_B and VDD_HV_C are all independent supplies and can each be set to 3.3V or 5V. The following tables: 'Recommended operating conditions (VDD_HV_x = 3.3 V)' and table 'Recommended operating conditions (VDD_HV_x = 5 V)' specify their ranges when configured in 3.3V or 5V respectively.

Table 6. Recommended operating conditions ($V_{DD_HV_x} = 3.3$ V)

| Symbol | Parameter | Conditions ¹ | Min ² | Max | Unit |
|------------------------------------|---|-------------------------|---|------|------|
| $V_{DD_HV_A}$ | HV IO supply voltage | — | 3.15 | 3.6 | V |
| $V_{DD_HV_B}$ | | | | | |
| $V_{DD_HV_C}$ | | | | | |
| $V_{DD_HV_FLA}$ ³ | HV flash supply voltage | — | 3.15 | 3.6 | V |
| $V_{DD_HV_ADC1_REF}$ | HV ADC1 high reference voltage | — | 3.0 | 5.5 | V |
| $V_{DD_HV_ADC0}$ | HV ADC supply voltage | — | max(VDD_H_V_A,VDD_H_V_B,VDD_H_V_C) - 0.05 | 3.6 | V |
| $V_{DD_HV_ADC1}$ | | | | | |
| $V_{SS_HV_ADC0}$ | HV ADC supply ground | — | -0.1 | 0.1 | V |
| $V_{SS_HV_ADC1}$ | | | | | |
| V_{DD_LV} ⁴ | Core supply voltage | — | 1.2 | 1.32 | V |
| $V_{IN1_CMP_REF}$ ^{5,6} | Analog Comparator DAC reference voltage | — | 3.15 | 3.6 | V |
| IINJPAD | Injected input current on any pin during overload condition | — | -3.0 | 3.0 | mA |

Table continues on the next page...

General

Table 6. Recommended operating conditions ($V_{DD_HV_x} = 3.3\text{ V}$) (continued)

| Symbol | Parameter | Conditions ¹ | Min ² | Max | Unit |
|--------|---------------------------------|-------------------------------|------------------|-----|--------------------|
| T_A | Ambient temperature under bias | $f_{CPU} \leq 160\text{ MHz}$ | -40 | 125 | $^{\circ}\text{C}$ |
| T_J | Junction temperature under bias | — | -40 | 150 | $^{\circ}\text{C}$ |

1. All voltages are referred to V_{SS_HV} unless otherwise specified
2. Device will be functional down (and electrical specifications as per various datasheet parameters will be guaranteed) to the point where one of the LVD/HVD resets the device. When voltage drops outside range for an LVD/HVD, device is reset.
3. VDD_HV_FLA must be connected to VDD_HV_A when $VDD_HV_A = 3.3\text{ V}$
4. VDD_LV supply pins should never be grounded (through a small impedance). If these are not driven, they should only be left floating.
5. $VIN1_CMP_REF \leq VDD_HV_A$
6. This supply is shorted VDD_HV_A on lower packages.

NOTE

If VDD_HV_A is in 5V range, it is necessary to use internal Flash supply 3.3V regulator. VDD_HV_FLA should not be supplied externally and should only have decoupling capacitor.

Table 7. Recommended operating conditions ($V_{DD_HV_x} = 5\text{ V}$)

| Symbol | Parameter | Conditions ¹ | Min ² | Max | Unit |
|-------------------------|---|-------------------------------|---|------|--------------------|
| $V_{DD_HV_A}$ | HV IO supply voltage | — | 4.5 | 5.5 | V |
| $V_{DD_HV_B}$ | | | | | |
| $V_{DD_HV_C}$ | | | | | |
| $V_{DD_HV_FLA}^3$ | HV flash supply voltage | — | 3.15 | 3.6 | V |
| $V_{DD_HV_ADC1_REF}$ | HV ADC1 high reference voltage | — | 3.15 | 5.5 | V |
| $V_{DD_HV_ADC0}$ | HV ADC supply voltage | — | max($V_{DD_HV_A}, V_{DD_HV_B}, V_{DD_HV_C}$) - 0.05 | 5.5 | V |
| $V_{SS_HV_ADC0}$ | HV ADC supply ground | — | -0.1 | 0.1 | V |
| $V_{SS_HV_ADC1}$ | | | | | |
| $V_{DD_LV}^4$ | Core supply voltage | — | 1.2 | 1.32 | V |
| $V_{IN1_CMP_REF}^5$ | Analog Comparator DAC reference voltage | — | 3.15 | 5.5 | V |
| I_{INJPAD} | Injected input current on any pin during overload condition | — | -3.0 | 3.0 | mA |
| T_A | Ambient temperature under bias | $f_{CPU} \leq 160\text{ MHz}$ | -40 | 125 | $^{\circ}\text{C}$ |
| T_J | Junction temperature under bias | — | -40 | 150 | $^{\circ}\text{C}$ |

1. All voltages are referred to V_{SS_HV} unless otherwise specified
2. Device will be functional down (and electrical specifications as per various datasheet parameters will be guaranteed) to the point where one of the LVD/HVD resets the device. When voltage drops outside range for an LVD/HVD, device is reset.
3. When VDD_HV is in 5 V range, VDD_HV_FLA cannot be supplied externally. This pin is decoupled with C_{flash_reg} .
4. VDD_LV supply pins should never be grounded (through a small impedance). If these are not driven, they should only be left floating
5. This supply is shorted VDD_HV_A on lower packages.

Table 8. Voltage regulator electrical specifications (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|------------------------------------|---|--|------|-----|-----|---------|
| $C_{HV_VDD_A}$ | VDD_HV_A supply capacitor | Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations. | 1 | — | — | μF |
| $C_{HV_VDD_B}$ | VDD_HV_B supply capacitor ⁵ | Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations. | 1 | — | — | μF |
| $C_{HV_VDD_C}$ | VDD_HV_C supply capacitor ⁵ | Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations. | 1 | — | — | μF |
| C_{HV_ADC0} C_{HV_ADC1} | HV ADC supply decoupling capacitances | Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations. | 1 | — | — | μF |
| C_{HV_ADR} ⁶ | HV ADC SAR reference supply decoupling capacitances | Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations. | 0.47 | — | — | μF |
| $V_{DD_HV_BALLAST}$ ⁷ | FPREG Ballast collector supply voltage | When collector of NPN ballast is directly supplied by an on board supply source (not shared with VDD_HV_A supply pin) without any series resistance, that is, $R_{C_BALLAST}$ less than 0.01 Ohm. | 2.25 | — | 5.5 | V |
| $R_{C_BALLAST}$ | Series resistor on collector of FPREG ballast | When VDD_HV_BALLAST is shorted to VDD_HV_A on the board | — | — | 0.1 | Ohm |
| t_{SU} | Start-up time after main supply stabilization | $C_{fp_reg} = 3 \mu F$ | — | 74 | — | μs |
| t_{ramp} | Load current transient | Iload from 15% to 55% $C_{fp_reg} = 3 \mu F$ | | 1.0 | | μs |

1. Split capacitance on each pair VDD_LV pin should sum up to a total value of C_{fp_reg}
2. Typical values will vary over temperature, voltage, tolerance, drift, but total variation must not exceed minimum and maximum values.
3. Ceramic X7R or X5R type with capacitance-temperature characteristics +/-15% of -55 degC to +125degC is recommended. The tolerance +/-20% is acceptable.
4. It is required to minimize the board parasitic inductance from decoupling capacitor to VDD_HV_FLA pin and the routing inductance should be less than 1nH.
5. 1. For VDD_HV_A, VDD_HV_B, and VDD_HV_C, 1 μ f on each side of the chip
 - a. 0.1 μ f close to each VDD/VSS pin pair.
 - b. 10 μ f near for each power supply source
 - c. For VDD_LV, 0.1uf close to each VDD/VSS pin pair is required. Depending on the selected regulation mode, this amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as specified by CFP_REG parameter.
2. For VDD_LV, 0.1uf close to each VDD/VSS pin pair is required. Depending on the selected regulation mode, this amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as specified by CFP_REG parameter
6. Only applicable to ADC1

General

- x FlexCAN state machines clocked(other FLEXCAN clock gated), 4 x LINFlexD transmitting (Other clock gated), 1x eMIOS clocked(used OPWFMB mode) (Others clock gated), FIRC, SIRC, FXOSC, SXOSC, PLL running, BCTU, DMAMUX, ACMP clock gated. All others modules clock gated if not specifically mentioned. I/O supply current excluded
6. Recommended Transistors:MJD31 @ 85°C, 105°C and 125°C.
 7. Enabled Modules in Body mode enabled at maximum frequency: 2 x e200Z4 @ 120Mhz(Instruction and Data cache enabled),Platform@ 120MHz, SRAMs accessed in parallel, Flash access(prefetch is disabled while buffers are enabled), HSM reading from flash at regular intervals(500 pll clock cycles), DMA (SRAM to SRAM), ADC0 converting using BCTU triggers which are triggered through PIT(ADC1 clocked), RTC clocked, 3 x STM clocked, 2 x DSPI transmitting(others DSPs clocked), 2 x SPI transmitting(others clocked), 4 x FlexCAN state machines working(others clocked), 9xLINFlexD transmitting (others clocked), 1xeMIOS operational (used OPWFMB mode) (others clocked), FIRC, SIRC, FXOSC, SXOSC, PLL running, MEMU, FCCU, SIUL, SDHC,CMP clocked, e200Z2, ENET, MLB, SAI, I2C, FlexRay, USB clock gated. All others modules clock gated if not specifically mentioned I/O supply current excluded
 8. Recommended Transistors:BCP56, BCP68 or MJD31 @ 85°C, BCP56, BCP68 or MJD31 @ 105°C and MJD31 @ 125°C.
 9. Enabled Modules in Body mode enabled at maximum frequency:2 x e200Z4 @ 80Mhz(Instruction and Data cache enabled),Platform@ 80MHz, SRAMs accessed in parallel, Flash access(prefetch is disabled while buffers are enabled), HSM reading from flash at regular intervals(500 pll clock cycles), DMA (SRAM to SRAM), ADC0 converting using BCTU triggers which are triggered through PIT(ADC1 clocked), RTC clocked, 3 x STM clocked, 2 x DSPI transmitting(others DSPs clocked), 2 x SPI transmitting(others clocked), 4 x FlexCAN state machines working(others clocked), 9xLINFlexD transmitting (others clocked), 1xeMIOS operational (used OPWFMB mode) (others clocked), FIRC, SIRC, FXOSC, SXOSC, PLL running, MEMU, FCCU, SIUL, SDHC,CMP clocked, e200Z2, ENET, MLB, SAI, I2C, FlexRay, USB clock gated. All others modules clock gated if not specifically mentioned I/O supply current excluded
 10. Recommended Transistors:BCP56, BCP68 or MJD31 @ 85°C, 105°C and 125°C
 11. Internal structures hold the input voltage less than $V_{DD_HV_ADC_REF} + 1.0$ V on all pads powered by V_{DDA} supplies, if the maximum injection current specification is met (3 mA for all pins) and V_{DDA} is within the operating voltage specifications.
 12. This value is the total current for two ADCs.Each ADC might consume upto 2mA at max.

Table 11. Low Power Unit (LPU) Current consumption characteristics

| Symbol | Parameter | Conditions ¹ | Min | Typ | Max | Unit |
|----------|--|--|-----|-------|------|------|
| LPU_RUN | with 256K RAM, but only one RAM being accessed | $T_a = 25^\circ C$ $SYS_CLK = 16MHz$ $ADC0 = OFF, SPI0 = OFF, LIN0 = OFF, CAN0 = OFF$ | — | 8.9 | | mA |
| | | $T_a = 25^\circ C$ $SYS_CLK = 16MHz$ $ADC0 = ON, SPI0 = ON, LIN0 = ON, CAN0 = ON$ | | 10.2 | | |
| | | $T_a = 85^\circ C$ | — | 12.5 | 22 | |
| | | $T_a = 105^\circ C$ | — | 14.5 | 24 | |
| | | $T_a = 125^\circ C$ ² $SYS_CLK = 16MHz$ $ADC0 = ON, SPI0 = ON, LIN0 = ON, CAN0 = ON$ | — | 16 | 26 | |
| | | | | | | |
| LPU_STOP | with 256K RAM | $T_a = 25^\circ C$ | — | 0.535 | | mA |
| | | $T_a = 85^\circ C$ | — | 0.72 | 6 | |
| | | $T_a = 105^\circ C$ | — | 1 | 8 | |
| | | $T_a = 125^\circ C$ ² | — | 1.6 | 10.6 | |

1. The content of the Conditions column identifies the components that draw the specific current.
2. Assuming $T_a=T_j$, as the device is in static (fully clock gated) mode. Assumes maximum θ_{JA} of 2s2p board. See [Thermal attributes](#)

5.6 PORST electrical specifications

Table 19. PORST electrical specifications

| Symbol | Parameter | Value | | | Unit |
|---------------|--------------------------------|-------|-----------------------------|-----|------|
| | | Min | Typ | Max | |
| W_{FPORST} | PORST input filtered pulse | — | — | 200 | ns |
| $W_{NFPORST}$ | PORST input not filtered pulse | 1000 | — | — | ns |
| V_{IH} | Input high level | — | $0.65 \times V_{DD_HV_A}$ | — | V |
| V_{IL} | Input low level | — | $0.35 \times V_{DD_HV_A}$ | — | V |

6 Peripheral operating requirements and behaviours

6.1 Analog

6.1.1 ADC electrical specifications

The device provides a 12-bit Successive Approximation Register (SAR) Analog-to-Digital Converter.

6.1.2 Analog Comparator (CMP) electrical specifications

Table 22. Comparator and 6-bit DAC electrical specifications

| Symbol | Description | Min. | Typ. | Max. | Unit |
|--------------------|---|-----------------------|---------------------|--------------------------|------------------|
| I _{DDHS} | Supply current, High-speed mode (EN=1, PMODE=1) | — | — | 250 | µA |
| I _{DDLS} | Supply current, low-speed mode (EN=1, PMODE=0) | — | 5 | 11 | µA |
| V _{AIN} | Analog input voltage | V _{SS} | — | V _{IN1_CMP_REF} | V |
| V _{AIO} | Analog input offset voltage ¹ | -42 | — | 42 | mV |
| V _H | Analog comparator hysteresis ² • CR0[HYSTCTR] = 00 • CR0[HYSTCTR] = 01 • CR0[HYSTCTR] = 10 • CR0[HYSTCTR] = 11 | — — — — — | 1 20 40 60 | 25 50 70 105 | mV |
| t _{DHS} | Propagation Delay, High Speed Mode (Full Swing) ^{1, 3} | — | — | 250 | ns |
| t _{DLS} | Propagation Delay, Low power Mode (Full Swing) ^{1, 3} | — | 5 | 21 | µs |
| | Analog comparator initialization delay, High speed mode ⁴ | — | 4 | | µs |
| | Analog comparator initialization delay, Low speed mode ⁴ | — | 100 | | µs |
| I _{DAC6b} | 6-bit DAC current adder (when enabled) | | | | |
| | 3.3V Reference Voltage | — | 6 | 9 | µA |
| | 5V Reference Voltage | — | 10 | 16 | µA |
| INL | 6-bit DAC integral non-linearity | -0.5 | — | 0.5 | LSB ⁵ |
| DNL | 6-bit DAC differential non-linearity | -0.8 | — | 0.8 | LSB |

1. Measured with hysteresis mode of 00
2. Typical hysteresis is measured with input voltage range limited to 0.6 to V_{DD_HV_A}-0.6V
3. Full swing = VIH, VIL
4. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
5. 1 LSB = V_{reference}/64

6.2.4 128 KHz Internal RC oscillator Electrical specifications

Table 26. 128 KHz Internal RC oscillator electrical specifications

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-------------------------|------------------------|---------------|-----|-----|-------|---------|
| F_{oscu} ¹ | Oscillator frequency | Calibrated | 119 | 128 | 136.5 | KHz |
| | Temperature dependence | | | | 600 | ppm/C |
| | Supply dependence | | | | 18 | %/V |
| | Supply current | Clock running | | | 2.75 | μ A |
| | | Clock stopped | | | 200 | nA |

1. Vdd=1.2 V, 1.32V, T_a =-40 C, 125 C

6.2.5 PLL electrical specifications

Table 27. PLL electrical specifications

| Parameter | Min | Typ | Max | Unit | Comments |
|----------------------------------|-----------|-----|--------------|---------|---|
| Input Frequency | 8 | | 40 | MHz | |
| VCO Frequency Range | 600 | | 1280 | MHz | |
| Duty Cycle at pllclkout | 48% | | 52% | | This specification is guaranteed at PLL IP boundary |
| Period Jitter | | | See Table 28 | ps | NON SSCG mode |
| TIE | | | See Table 28 | | at 960 M Integrated over 1MHz offset not valid in SSCG mode |
| Modulation Depth (Center Spread) | +/- 0.25% | | +/- 3.0% | | |
| Modulation Frequency | | | 32 | KHz | |
| Lock Time | | | 60 | μ s | Calibration mode |

Table 28. Jitter calculation

| Type of jitter | Jitter due to Supply Noise (ps) J_{SN} ¹ | Jitter due to Fractional Mode (ps) J_{SDM} ² | Jitter due to Fractional Mode J_{SSCG} (ps) ³ | 1 Sigma Random Jitter J_{RJ} (ps) ⁴ | Total Period Jitter (ps) |
|------------------------------------|---|---|--|--|---|
| Period Jitter | 60 ps | 3% of pllclkout1,2 | Modulation depth | 0.1% of pllclkout1,2 | +/-($J_{SN}+J_{SDM}+J_{SSCG}+N$ ^[4] $\times J_{RJ}$) |
| Long Term Jitter (Integer Mode) | | | | 40 | +/-($N \times J_{RJ}$) |
| Long Term jitter (Fractional Mode) | | | | 100 | +/-($N \times J_{RJ}$) |

1. This jitter component is due to self noise generated due to bond wire inductances on different PLL supplies. The jitter value is valid for inductor value of 5nH or less each on VDD_LV and VSS_LV.

Table 30. Flash memory program and erase specifications (continued)

| Symbol | Characteristic ¹ | Typ ² | Factory Programming ^{3, 4} | | Field Update | | Unit |
|----------------------|-----------------------------|------------------|-------------------------------------|--------------------------------|----------------------------------|---------------------------|------------------|
| | | | Initial Max | Initial Max, Full Temp | Typical End of Life ⁵ | Lifetime Max ⁶ | |
| | | | 20°C ≤ T _A ≤ 30°C | -40°C ≤ T _J ≤ 150°C | -40°C ≤ T _J ≤ 150°C | ≤ 1,000 cycles | ≤ 250,000 cycles |
| t _{32kers} | 32 KB Block erase time | 217 | 360 | 390 | 310 | 1,200 | ms |
| t _{32kpgm} | 32 KB Block program time | 69 | 100 | 110 | 90 | 1,200 | ms |
| t _{64kers} | 64 KB Block erase time | 315 | 490 | 590 | 420 | 1,600 | ms |
| t _{64kpgm} | 64 KB Block program time | 138 | 180 | 210 | 170 | 1,600 | ms |
| t _{256kers} | 256 KB Block erase time | 884 | 1,520 | 2,030 | 1,080 | 4,000 | — |
| t _{256kpgm} | 256 KB Block program time | 552 | 720 | 880 | 650 | 4,000 | — |

1. Program times are actual hardware programming times and do not include software overhead. Block program times assume quad-page programming.
2. Typical program and erase times represent the median performance and assume nominal supply values and operation at 25 °C. Typical program and erase times may be used for throughput calculations.
3. Conditions: ≤ 150 cycles, nominal voltage.
4. Plant Programming times provide guidance for timeout limits used in the factory.
5. Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations.
6. Conditions: -40°C ≤ T_J ≤ 150°C, full spec voltage.

6.3.2 Flash memory Array Integrity and Margin Read specifications

Table 31. Flash memory Array Integrity and Margin Read specifications

| Symbol | Characteristic | Min | Typical | Max | Units |
|------------------------|---|--------|---------|------------------------|-------|
| t _{ai16kseq} | Array Integrity time for sequential sequence on 16 KB block. | — | — | 512 x Tperiod x Nread | — |
| t _{ai32kseq} | Array Integrity time for sequential sequence on 32 KB block. | — | — | 1024 x Tperiod x Nread | — |
| t _{ai64kseq} | Array Integrity time for sequential sequence on 64 KB block. | — | — | 2048 x Tperiod x Nread | — |
| t _{ai256kseq} | Array Integrity time for sequential sequence on 256 KB block. | — | — | 8192 x Tperiod x Nread | — |
| t _{mr16kseq} | Margin Read time for sequential sequence on 16 KB block. | 73.81 | — | 110.7 | μs |
| t _{mr32kseq} | Margin Read time for sequential sequence on 32 KB block. | 128.43 | — | 192.6 | μs |
| t _{mr64kseq} | Margin Read time for sequential sequence on 64 KB block. | 237.65 | — | 356.5 | μs |
| t _{mr256kseq} | Margin Read time for sequential sequence on 256 KB block. | 893.01 | — | 1,339.5 | μs |

6.3.3 Flash memory module life specifications

Table 32. Flash memory module life specifications

| Symbol | Characteristic | Conditions | Min | Typical | Units |
|------------------|---|-----------------------------------|---------|---------|------------|
| Array P/E cycles | Number of program/erase cycles per block for 16 KB, 32 KB and 64 KB blocks. | — | 250,000 | — | P/E cycles |
| | Number of program/erase cycles per block for 256 KB blocks. | — | 1,000 | 250,000 | P/E cycles |
| Data retention | Minimum data retention. | Blocks with 0 - 1,000 P/E cycles. | 50 | — | Years |
| | | Blocks with 100,000 P/E cycles. | 20 | — | Years |
| | | Blocks with 250,000 P/E cycles. | 10 | — | Years |

6.3.4 Data retention vs program/erase cycles

Graphically, Data Retention versus Program/Erase Cycles can be represented by the following figure. The spec window represents qualified limits. The extrapolated dotted line demonstrates technology capability, however is beyond the qualification limits.





Table 36. Continuous SCK timing

| Spec | Characteristics | Pad Drive/Load | Value | |
|------|---------------------|----------------|--------|-------|
| | | | Min | Max |
| tSCK | SCK cycle timing | strong/50 pF | 100 ns | - |
| - | PCS valid after SCK | strong/50 pF | - | 15 ns |
| - | PCS valid after SCK | strong/50 pF | -4 ns | - |

Table 37. DSPI high speed mode I/Os

| DSPI | High speed SCK | High speed SIN | High speed SOUT |
|-------|----------------|----------------|-----------------|
| DSPI2 | GPIO[78] | GPIO[76] | GPIO[77] |
| DSPI3 | GPIO[100] | GPIO[101] | GPIO[98] |
| SPI1 | GPIO[173] | GPIO[175] | GPIO[176] |
| SPI2 | GPIO[79] | GPIO[110] | GPIO[111] |

**Figure 8. DSPI classic SPI timing — master, CPHA = 0**




Figure 13. DSPI modified transfer format timing — master, CPHA = 1




Figure 14. DSPI modified transfer format timing – slave, CPHA = 0




Figure 15. DSPI modified transfer format timing — slave, CPHA = 1




Figure 16. DSPI PCS strobe (PCSS) timing

6.4.2 FlexRay electrical specifications

6.4.2.1 FlexRay timing

This section provides the FlexRay Interface timing characteristics for the input and output signals. It should be noted that these are recommended numbers as per the FlexRay EPL v3.0 specification, and subject to change per the final timing analysis of the device.




Figure 18. TxEN signal propagation delays

6.4.2.3 TxD




Figure 19. TxD Signal

Table 39. TxD output characteristics

| Name | Description ¹ | Min | Max | Unit |
|---|--|-------|----------------|------|
| dCCT _{xAsym} | Asymmetry of sending CC @ 25 pF load (=dCCTxD50% - 100 ns) | -2.45 | 2.45 | ns |
| dCCTxD _{RISE25} +dCCTx D _{FALL25} | Sum of Rise and Fall time of TxD signal at the output | — | 9 ² | ns |

Table continues on the next page...

FlexRay electrical specifications

- All parameters specified for VDD_HV_IOx = 3.3 V -5%, +±10%, TJ = -40 oC / 150 oC.

6.4.3 uSDHC specifications

Table 41. uSDHC switching specifications

| Num | Symbol | Description | Min. | Max. | Unit |
|---|------------------|---------------------------------------|------|------|------|
| Card input clock | | | | | |
| SD1 | fpp | Clock frequency (Identification mode) | 0 | 400 | kHz |
| | fpp | Clock frequency (SD\SDIO full speed) | 0 | 25 | MHz |
| | fpp | Clock frequency (SD\SDIO high speed) | 0 | 40 | MHz |
| | fpp | Clock frequency (MMC full speed) | 0 | 20 | MHz |
| | f _{OD} | Clock frequency (MMC full speed) | 0 | 40 | MHz |
| SD2 | t _{WL} | Clock low time | 7 | — | ns |
| SD3 | t _{WH} | Clock high time | 7 | — | ns |
| SD4 | t _{TLH} | Clock rise time | — | 3 | ns |
| SD5 | t _{THL} | Clock fall time | — | 3 | ns |
| SDHC output / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK) | | | | | |
| SD6 | t _{OD} | SDHC output delay (output valid) | -5 | 6.5 | ns |
| SDHC input / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK) | | | | | |
| SD7 | t _{ISU} | SDHC input setup time | 5 | — | ns |
| SD8 | t _{IH} | SDHC input hold time | 0 | — | ns |




Figure 21. uSDHC timing

1. The controller can shut off MLBCLK to place MediaLB in a low-power state. Depending on the time the clock is shut off, a runt pulse can occur on MLBCLK.
2. MLBCLK low/high time includes the pulse width variation.
3. The MediaLB driver can release the MLBDAT/MLBSIG line as soon as MLBCLK is low; however, the logic state of the final driven bit on the line must remain on the bus for tmdzh. Therefore, coupling must be minimized while meeting the maximum load capacitance listed.

6.4.6 USB electrical specifications

6.4.6.1 USB electrical specifications

The USB electicals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit <http://www.usb.org>.

6.4.6.2 ULPI timing specifications

The ULPI interface is fully compliant with the industry standard UTMI+ Low Pin Interface. Control and data timing requirements for the ULPI pins are given in the following table. These timings apply to synchronous mode only. All timings are measured with respect to the clock as seen at the USB_CLKIN pin.

Table 47. ULPI timing specifications

| Num | Description | Min. | Typ. | Max. | Unit |
|-----|---------------------------------|------|-------|------|------|
| | USB_CLKIN operating frequency | — | 60 | — | MHz |
| | USB_CLKIN duty cycle | — | 50 | — | % |
| U1 | USB_CLKIN clock period | — | 16.67 | — | ns |
| U2 | Input setup (control and data) | 5 | — | — | ns |
| U3 | Input hold (control and data) | 1 | — | — | ns |
| U4 | Output valid (control and data) | — | — | 9.5 | ns |
| U5 | Output hold (control and data) | 1 | — | — | ns |




Figure 30. JTAG boundary scan timing

6.5.2 Nexus timing

Table 51. Nexus debug port timing ¹

| No. | Symbol | Parameter | Condition s | Min | Max | Unit |
|-----|-----------------------------|---|----------------|------|------|------------|
| 1 | t_{MCYC} | MCKO Cycle Time | — | 15.6 | — | ns |
| 2 | t_{MDC} | MCKO Duty Cycle | — | 40 | 60 | % |
| 3 | t_{MDOV} | MCKO Low to MDO, MSEO, EVTO Data Valid ² | — | -0.1 | 0.25 | t_{MCYC} |
| 4 | t_{EVTOPW} | EVTI Pulse Width | — | 4 | — | t_{TCYC} |
| 5 | t_{EVTOPW} | EVTO Pulse Width | — | 1 | — | t_{MCYC} |
| 6 | t_{TCYC} | TCK Cycle Time ³ | — | 62.5 | — | ns |
| 7 | t_{TDC} | TCK Duty Cycle | — | 40 | 60 | % |
| 8 | $t_{NTDIS},$ t_{NTMSS} | TDI, TMS Data Setup Time | — | 8 | — | ns |

Table continues on the next page...

Revision History

Table 56. Revision History (continued)

| Rev. No. | Date | Substantial Changes |
|----------|-------------|---|
| | | <ul style="list-style-type: none"> • Revised Electromagnetic Interference (EMI) characteristics section • Revised DC electrical specifications @ 3.3V Range table for naming convections. • Revised DC electrical specifications @ 5 V Range table for naming conventions • Deleted MLB 6-pin Electrical Specifications • Removed PORST characteristics from Functional reset pad electrical characteristics table • Added section PORST electrical characteristics • Revised Input impedance and ADC accuracy section to remove SNR, THD, SINAD, ENOB, • Revised 32 kHz oscillator electrical specifications table to remove 'Vpp' row. • Updated 16 MHz RC Oscillator electrical specifications table for statuptime, cycle to cycle jitter, and lonf term jitter • Updated 128 KHz Internal RC oscillator electrical specifications table. • Updated PLL electrical specifications table • Added Jitter Calculation table • Added Percentage of Sample exceeding specified value of jitter table |
| | | <ul style="list-style-type: none"> • Revised Memory interfaces section • Revised Communication interfaces section <ul style="list-style-type: none"> • Updated note • Added Continuous SCK timing table • Added DSPI high speed mode I/Os table • Updated input transition value in section MLB 3-pin interface electrical specifications • Deleted MLB 6-pin interface DC characteristics section • Deleted MLB 6-pin interface AC characteristics section • Updated JTAG pin AC electrical characteristics table • Revised table under Thermal attributes section • Updated Obtaining package dimensions section for Freescale Document numbers |
| 3 | 12 May 2015 | <ul style="list-style-type: none"> • Editorial updates throughout the sections • Renamed '176 LQFP' package to '176 LQFP-EP' • Added following sections: <ul style="list-style-type: none"> • Block diagram • Family comparison • Ordering Information • In table: Absolute maximum ratings as follows: <ul style="list-style-type: none"> • Removed row for symbol: 'V_{SS_HV}' • Added symbol: 'V_{DD_LV}' • Updated 'Max' column for symbol 'V_{INA}' • Added footnote to 'Conditions' column • Removed footnote from 'Max' column • In section: Recommended operating conditions <ul style="list-style-type: none"> • Added opening text: "The following table describes the operating conditions ... " • Added note: "V_{DD_HV_A}, V_{DD_HV_B} and V_{DD_HV_C} are all ... " • In table: Recommended operating conditions (V_{DD_HV_x} = 3.3 V) <ul style="list-style-type: none"> • Added footnote to 'Conditions' column • Updated footnote for 'Min' column • Removed footnote from symbols 'V_{DD_HV_A}', 'V_{DD_HV_B}', and 'V_{DD_HV_C}' • Removed row for symbol: 'V_{SS_HV}' • Updated 'Parameter' column for symbol 'V_{DD_HV_FLA}', 'V_{DD_HV_ADC1_REF}', 'V_{DD_LV}' • Updated 'Min' column for symbol 'V_{DD_HV_ADC0}' and 'V_{DD_HV_ADC1}' • Updated 'Parameter' 'Min' 'Max' column for symbol 'V_{SS_HV_ADC0}' and 'V_{SS_HV_ADC1}' • Added footnote to symbol 'V_{DD_LV}' • Removed footnote from symbol 'V_{IN1_CMP_REF}' |

Table continues on the next page...