

Welcome to [E-XFL.COM](http://E-XFL.COM)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	e200z2, e200z4, e200z4
Core Size	32-Bit Tri-Core
Speed	80MHz/160MHz
Connectivity	CANbus, Ethernet, I <sup>2</sup> C, LINbus, SAI, SPI, USB, USB OTG
Peripherals	DMA, LVD, POR, WDT
Number of I/O	178
Program Memory Size	4MB (4M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 80x10b, 64x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	256-LBGA
Supplier Device Package	256-MAPPBGA (17x17)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5747gk1mmj6r">https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5747gk1mmj6r</a>

- Timer
  - 16 Periodic Interrupt Timers (PITs)
  - Three System Timer Module (STM)
  - Four Software WatchDog Timers (SWT)
  - 96 Configurable Enhanced Modular Input Output Subsystem (eMIOS) channels
- Device/board boundary Scan testing supported with per Joint Test Action Group (JTAG) of IEEE (IEEE 1149.1) and 1149.7 (cJTAG)
- Security
  - Hardware Security Module (HSMv2)
  - Password and Device Security (PASS and TDM) supporting advanced censorship and life-cycle management
  - One Fault Collection and Control Unit (FCCU) to collect faults and issue interrupts
- Functional Safety
  - ISO26262 ASIL compliance
- Multiple operating modes
  - Includes enhanced low power operation

# Table of Contents

1	Block diagram.....	4
2	Family comparison.....	4
3	Ordering parts.....	8
3.1	Determining valid orderable parts .....	8
3.2	Ordering Information .....	9
4	General.....	9
4.1	Absolute maximum ratings.....	9
4.2	Recommended operating conditions.....	11
4.3	Voltage regulator electrical characteristics.....	13
4.4	Voltage monitor electrical characteristics.....	16
4.5	Supply current characteristics.....	18
4.6	Electrostatic discharge (ESD) characteristics.....	21
4.7	Electromagnetic Compatibility (EMC) specifications.....	22
5	I/O parameters.....	22
5.1	AC specifications @ 3.3 V Range.....	22
5.2	DC electrical specifications @ 3.3V Range.....	23
5.3	AC specifications @ 5 V Range.....	24
5.4	DC electrical specifications @ 5 V Range.....	25
5.5	Reset pad electrical characteristics.....	26
5.6	PORST electrical specifications.....	28
6	Peripheral operating requirements and behaviours.....	28
6.1	Analog.....	28
6.1.1	ADC electrical specifications.....	28
6.1.2	Analog Comparator (CMP) electrical specifications	33
6.2	Clocks and PLL interfaces modules.....	34
6.2.1	Main oscillator electrical characteristics.....	34
6.2.2	32 kHz Oscillator electrical specifications .....	36
6.2.3	16 MHz RC Oscillator electrical specifications.....	36
6.2.4	128 KHz Internal RC oscillator Electrical specifications .....	37
6.2.5	PLL electrical specifications .....	37
6.3	Memory interfaces.....	38
6.3.1	Flash memory program and erase specifications.....	38
6.3.2	Flash memory Array Integrity and Margin Read specifications.....	39
6.3.3	Flash memory module life specifications.....	40
6.3.4	Data retention vs program/erase cycles.....	40
6.3.5	Flash memory AC timing specifications.....	41
6.3.6	Flash read wait state and address pipeline control settings .....	42
6.4	Communication interfaces.....	42
6.4.1	DSPI timing.....	42
6.4.2	FlexRay electrical specifications.....	48
6.4.2.1	FlexRay timing.....	48
6.4.2.2	TxEN.....	49
6.4.2.3	TxD.....	50
6.4.2.4	RxD.....	51
6.4.3	uSDHC specifications.....	52
6.4.4	Ethernet switching specifications.....	53
6.4.5	MediaLB (MLB) electrical specifications.....	55
6.4.5.1	MLB 3-pin interface DC characteristics	55
6.4.5.2	MLB 3-pin interface electrical specifications.....	55
6.4.6	USB electrical specifications.....	57
6.4.6.1	USB electrical specifications.....	57
6.4.6.2	ULPI timing specifications.....	57
6.4.7	SAI electrical specifications .....	58
6.5	Debug specifications.....	60
6.5.1	JTAG interface timing .....	60
6.5.2	Nexus timing.....	62
6.5.3	WKPU/NMI timing.....	64
6.5.4	External interrupt timing (IRQ pin).....	65
7	Thermal attributes.....	65
7.1	Thermal attributes.....	65
8	Dimensions.....	67
8.1	Obtaining package dimensions .....	67
9	Pinouts.....	68
9.1	Package pinouts and signal descriptions.....	68
10	Reset sequence.....	68
10.1	Reset sequence duration.....	68
10.2	BAF execution duration.....	68
10.3	Reset sequence description.....	69
11	Revision History.....	71

## Family comparison

**Table 1. MPC5748G Family Comparison1 (continued)**

Feature	MPC5747C	MPC5748C	MPC5746G	MPC5747G	MPC5748G
I <sup>2</sup> C			4		
SAI/I <sup>2</sup> S			3		
FXOSC			8 - 40 MHz		
SXOSC			32 KHz		
FIRC			16 MHz		
SIRC			128 KHz		
FMPLL			Yes		
LPU			Yes		
FlexRay 2.1 (dual channel)			Yes, 128 MB		
MLB150	0			1	
USB 2.0 SPH	0			1	
USB 2.0 OTG	0			1	
SDHC			1		
Ethernet (RMII, MII + 1588, Muti queue AVB support)			Up to 2		
3 Port L2 Ethernet Switch			Optional		
CRC			1		
MEMU			2		
STCU			1		
HSM-v2 (security)			Optional		
Censorship			Yes		
FCCU			1		
Safety level			Specific functions ASIL-B certifiable		
User MBIST			Yes		
User LBIST			Yes		
I/O Retention in Standby			Yes		
GPIO <sup>5</sup>			Up to 264 GPI and up to 246 GPIO		
Debug			JTAGC, cJTAG		
Nexus			Z4 N3+ Z2 N3+		
Packages			176 LQFP-EP 256 BGA, 324 BGA		

1. Feature set dependent on selected peripheral multiplexing, table shows example. Peripheral availability is package dependent.
2. Based on 125°C ambient operating temperature and subject to full device characterisation.
3. Additional SWT included when HSM option selected
4. Refer device datasheet and reference manual for information on to timer channel configuration and functions.

**Table 3. MPC5748G Family Comparison - NVM Memory Map 2**

Start Address	End Address	Flash block	RWW	MPC5747C MPC5748C	MPC5746G MPC5747G MPC5748G
0x00F90000	0x00F93FFF	16 KB data Flash	2	available	available
0x00F94000	0x00F97FFF	16 KB data Flash	2	available	available
0x00F98000	0x00F9BFFF	16 KB data Flash	2	available	available
0x00F9C000	0x00F9FFFF	16 KB data Flash	2	available	available
0x00FA0000	0x00FA3FFF	16 KB data Flash	3	available	available
0x00FA4000	0x00FA7FFF	16 KB data Flash	3	available	available
0x00FA8000	0x00FABFFF	16 KB data Flash	3	available	available
0x00FAC000	0x00FAFFFF	16 KB data Flash	3	available	available
0x00FB0000	0x00FB7FFF	32 KB data Flash	2	not available	available
0x00FB8000	0x00FBFFFF	32 KB data flash	3	not available	available

**Table 4. MPC5748G Family Comparison - RAM Memory Map**


Start Address	End Address	Allocated size [KB]	MPC5747C	MPC5748C MPC5746G MPC5747G MPC5748G
0x40000000	0x40001FFF	8	available	available
0x40002000	0x4000FFFF	56	available	available
0x40010000	0x4001FFFF	64	available	available
0x40020000	0x4003FFFF	128	available	available
0x40040000	0x4007FFFF	256	available	available
0x40080000	0x400BFFFF	256	not available	available

## 3 Ordering parts

### 3.1 Determining valid orderable parts

To determine the orderable part numbers for this device, go to [www.nxp.com](http://www.nxp.com) and perform a part number search for the following device number: MPC5748G .

## 3.2 Ordering Information


**Qualification Status**

P = Engineering samples  
S = Automotive qualified

**PC = Power Architecture**
**Automotive Platform**

57 = Power Architecture in 55nm

**Core Version**

4 = e200z4 Core Version (highest core version in the case of multiple cores)

**Flash Memory Size**

6 = 3 MB  
7 = 4 MB  
8 = 6 MB

**Product Version**

C = Body Control Feature Set  
G = Gateway Feature Set

**Optional fields**

Blank = Feature not available  
S = HSM (Security Module)

F = CAN FD

B = Both HSM and CAN FD

T = HSM and 2nd Ethernet

G = CAN FD and 2nd Ethernet

H = HSM, CAN FD, and 2nd Ethernet

**Fab and mask version indicator**

K=TSMC Fab  
#=Version of maskset  
0=ON65H  
1=1N81M  
0A=ON78S

**Package Code**

KU = 176 LQFP EP  
MJ = 256 MAPBGA  
MN = 324 MAPBGA

**CPU Frequency**

2 = Each z4 operates up to 120 MHz  
6 = Each z4 operates up to 160 MHz

**Shipping Method**

R = Tape and reel  
Blank = Tray

**Temperature spec.**

C = -40.C to +85.C Ta  
V = -40.C to +105.C Ta  
M = -40.C to +125.C Ta

Note: Not all part number combinations are available as production product

## 4 General

### 4.1 Absolute maximum ratings

#### NOTE

Functional operating conditions appear in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maximum values is not guaranteed. See footnotes in [Table 5](#) for specific conditions

## General

7. In external ballast configuration the following must be ensured during power-up and power-down (Note: If V<sub>DD\_HV\_BALLAST</sub> is supplied from the same source as VDD\_HV\_A this condition is implicitly met):
- During power-up, V<sub>DD\_HV\_BALLAST</sub> must have met the min spec of 2.25V before VDD\_HV\_A reaches the POR\_HV\_RISE min of 2.75V.
  - During power-down, V<sub>DD\_HV\_BALLAST</sub> must not drop below the min spec of 2.25V until VDD\_HV\_A is below POR\_HV\_FALL min of 2.7V.

## NOTE

For a typical configuration using an external ballast transistor with separate supply for VDD\_HV\_A and the ballast collector, a bulk storage capacitor (as defined in [Table 8](#)) is required on VDD\_HV\_A close to the device pins to ensure a stable supply voltage.

Extra care must be taken if the VDD\_HV\_A supply is also being used to power the external ballast transistor or the device is running in internal regulation mode. In these modes, the inrush current on device Power Up or on exit from Low Power Modes is significant and may cause the VDD\_HV\_A voltage to drop resulting in an LVD reset event. To avoid this, the board layout should be optimized to reduce common trace resistance or additional capacitance at the ballast transistor collector (or VDD\_HV\_A pins in the case of internal regulation mode) is required. NXP recommends that customers simulate the external voltage supply circuitry.

In all circumstances, the voltage on VDD\_HV\_A must be maintained within the specified operating range (see [Recommended operating conditions](#)) to prevent LVD events.

## 4.4 Voltage monitor electrical characteristics

**Table 9. Voltage monitor electrical characteristics**

Symbol	Parameter	State	Conditions	Configuration			Threshold			Unit
				Power Up <sup>1</sup>	Mask Opt	Reset Type	Min	Typ	Max	
V <sub>POR_LV</sub>	LV supply power on reset detector	Fall	Untrimmed	Yes	No	Powerup	0.930	0.979	1.028	V
			Trimmed				0.959	0.979	0.999	V
		Rise	Untrimmed				0.980	1.029	1.078	V
			Trimmed				1.009	1.029	1.049	V

*Table continues on the next page...*




Figure 4. Noise filtering on reset signal

Table 18. Functional reset pad electrical specifications

Symbol	Parameter	Conditions	Value			Unit
			Min	Typ	Max	
V <sub>IH</sub>	Input high level TTL (Schmitt Trigger)	—	2.0	—	V <sub>DD_HV_A</sub> +0.4	V
V <sub>IL</sub>	Input low level TTL (Schmitt Trigger)	—	-0.4	—	0.8	V
V <sub>HYS</sub>	Input hysteresis TTL (Schmitt Trigger)	—	300	—	—	mV
V <sub>DD_POR</sub>	Minimum supply for strong pull-down activation	—	—	—	1.2	V
I <sub>OL_R</sub>	Strong pull-down current <sup>1</sup>	Device under power-on reset V <sub>DD_HV_A</sub> = V <sub>DD_POR</sub> V <sub>OL</sub> = 0.35*V <sub>DD_HV_A</sub>	0.2	—	—	mA
		Device under power-on reset V <sub>DD_HV_A</sub> = V <sub>DD_POR</sub> V <sub>OL</sub> = 0.35*V <sub>DD_HV_IO</sub>	11	—	—	mA
W <sub>FRST</sub>	RESET input filtered pulse	—	—	—	500	ns
W <sub>NFRST</sub>	RESET input not filtered pulse	—	2000	—	—	ns
I <sub>WPUL</sub>	Weak pull-up current absolute value	RESET pin V <sub>IN</sub> = V <sub>DD</sub>	23	—	82	µA

1. Strong pull-down is active on PHASE0, PHASE1, PHASE2, and the beginning of PHASE3 for RESET.

**Table 21. ADC conversion characteristics (for 10-bit) (continued)**

Symbol	Parameter	Conditions	Min	Typ <sup>1</sup>	Max	Unit
$t_{conv}$	Conversion time <sup>4</sup>	80 MHz	550	—	—	ns
$t_{total\_conv}$	Total Conversion time $t_{sample} + t_{conv}$ (for standard channels)	80 MHz	1	—	—	$\mu$ s
	Total Conversion time $t_{sample} + t_{conv}$ (for extended channels)		1.5	—	—	
$C_S$	ADC input sampling capacitance	—	—	3	5	pF
$C_{P1}$ <sup>5</sup>	ADC input pin capacitance 1	—	—	—	5	pF
$C_{P2}$ <sup>5</sup>	ADC input pin capacitance 2	—	—	—	0.8	pF
$R_{SW1}$ <sup>5</sup>	Internal resistance of analog source	$V_{REF}$ range = 4.5 to 5.5 V	—	—	0.3	k $\Omega$
		$V_{REF}$ range = 3.15 to 3.6 V	—	—	875	$\Omega$
$R_{AD}$ <sup>5</sup>	Internal resistance of analog source	—	—	—	825	$\Omega$
INL	Integral non-linearity	—	-2	—	2	LSB
DNL	Differential non-linearity	—	-1	—	1	LSB
OFS	Offset error	—	-4	—	4	LSB
GNE	Gain error	—	-4	—	4	LSB
ADC Analog Pad (pad going to one ADC)	Max leakage (standard channel)	150 °C	—	—	2500	nA
	Max leakage (standard channel)	105 °C $T_A$	—	5	250	nA
	Max positive/negative injection		-5	—	5	mA
TUE <sub>standard/extended channels</sub>	Total unadjusted error for standard channels	Without current injection	-4	+/-3	4	LSB
		With current injection <sup>6</sup>		+/-4		LSB
$t_{recovery}$	STOP mode to Run mode recovery time				< 1	$\mu$ s

1. Active ADC Input,  $VinA < [\min(ADC\_ADV, IO\_Supply\_A,B,C)]$ . Violation of this condition would lead to degradation of ADC performance. Please refer to Table: 'Absolute maximum ratings' to avoid damage. Refer to Table: 'Recommended operating conditions' for required relation between IO\_supply\_A, B, C and ADC\_Supply.
2. The internally generated clock (known as AD\_clk or ADCK) could be same as the peripheral clock or half of the peripheral clock based on register configuration in the ADC.
3. During the sample time the input capacitance  $C_S$  can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within  $t_{sample}$ . After the end of the sample time  $t_{sample}$ , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock  $t_{sample}$  depend on programming.
4. This parameter does not include the sample time  $t_{sample}$ , but only the time for determining the digital result and the time to load the result register with the conversion result.
5. See Figure 2
6. Current injection condition for ADC channels is defined for an inactive ADC channel (on which conversion is NOT being performed), and this occurs when voltage on the ADC pin exceeds the I/O supply or ground. However, absolute maximum voltage spec on pad input (VINA, see Table: 'Absolute maximum ratings') must be honored to meet TUE spec quoted here

### NOTE

The ADC input pins sit across all three I/O segments, VDD\_HV\_A, VDD\_HV\_B and VDD\_HV\_C.

## 6.2 Clocks and PLL interfaces modules

### 6.2.1 Main oscillator electrical characteristics

This device provides a driver for oscillator in pierce configuration with amplitude control. Controlling the amplitude allows a more sinusoidal oscillation, reducing in this way the EMI. Other benefits arises by reducing the power consumption. This Loop Controlled Pierce (LCP mode) requires good practices to reduce the stray capacitance of traces between crystal and MCU.

An operation in Full Swing Pierce (FSP mode), implemented by an inverter is also available in case of parasitic capacitances and cannot be reduced by using crystal with high equivalent series resistance. For this mode, a special care needs to be taken regarding the serial resistance used to avoid the crystal overdrive.

Other two modes called External (EXT Wave) and disable (OFF mode) are provided. For EXT Wave, the drive is disabled and an external source of clock within CMOS level based in analog oscillator supply can be used. When OFF, XTAL is pulled down by 240 Kohms resistor and the feedback resistor remains active connecting XTAL through EXTAL by 1M resistor.




Figure 7. Oscillator connections scheme

Table 23. Main oscillator electrical characteristics

Symbol	Parameter	Mode	Conditions	Min	Typ	Max	Unit
f <sub>XOSCHS</sub>	Oscillator frequency	FSP/LCP		8		40	MHz
g <sub>mXOSCHS</sub>	Driver Transconductance	LCP		23			mA/V
		FSP		33			
V <sub>XOSCHS</sub>	Oscillation Amplitude	LCP	8 MHz		1.0		V <sub>PP</sub>
			16 MHz		1.0		
			40 MHz		0.8		
T <sub>XOSCHSSU</sub>	Startup time	FSP/LCP	8 MHz		2		ms
			16 MHz		1		
			40 MHz		0.5		
	Oscillator Analog Circuit supply current	FSP	8 MHz		2.2		mA
			16 MHz		2.2		
			40 MHz		3.2		

Table continues on the next page...


### 6.3.3 Flash memory module life specifications

Table 32. Flash memory module life specifications

Symbol	Characteristic	Conditions	Min	Typical	Units
Array P/E cycles	Number of program/erase cycles per block for 16 KB, 32 KB and 64 KB blocks.	—	250,000	—	P/E cycles
	Number of program/erase cycles per block for 256 KB blocks.	—	1,000	250,000	P/E cycles
Data retention	Minimum data retention.	Blocks with 0 - 1,000 P/E cycles.	50	—	Years
		Blocks with 100,000 P/E cycles.	20	—	Years
		Blocks with 250,000 P/E cycles.	10	—	Years

### 6.3.4 Data retention vs program/erase cycles

Graphically, Data Retention versus Program/Erase Cycles can be represented by the following figure. The spec window represents qualified limits. The extrapolated dotted line demonstrates technology capability, however is beyond the qualification limits.



### 6.3.5 Flash memory AC timing specifications

**Table 33. Flash memory AC timing specifications**

Symbol	Characteristic	Min	Typical	Max	Units
$t_{psus}$	Time from setting the MCR-PSUS bit until MCR-DONE bit is set to a 1.	—	9.4 plus four system clock periods	11.5 plus four system clock periods	μs
$t_{esus}$	Time from setting the MCR-ESUS bit until MCR-DONE bit is set to a 1.	—	16 plus four system clock periods	20.8 plus four system clock periods	μs
$t_{res}$	Time from clearing the MCR-ESUS or PSUS bit with EHV = 1 until DONE goes low.	—	—	100	ns
$t_{done}$	Time from 0 to 1 transition on the MCR-EHV bit initiating a program/erase until the MCR-DONE bit is cleared.	—	—	5	ns
$t_{dones}$	Time from 1 to 0 transition on the MCR-EHV bit aborting a program/erase until the MCR-DONE bit is set to a 1.	—	16 plus four system clock periods	20.8 plus four system clock periods	μs
$t_{drcv}$	Time to recover once exiting low power mode.	16 plus seven system clock periods.	—	45 plus seven system clock periods	μs
$t_{aistart}$	Time from 0 to 1 transition of UT0-AIE initiating a Margin Read or Array Integrity until the UT0-AID bit is cleared. This time also applies to the resuming from a suspend or breakpoint by clearing AISUS or clearing NAIBP	—	—	5	ns
$t_{aistop}$	Time from 1 to 0 transition of UT0-AIE initiating an Array Integrity abort until the UT0-AID bit is set. This time also applies to the UT0-AISUS to UT0-AID setting in the event of a Array Integrity suspend request.	—	—	80 plus fifteen system clock periods	ns
$t_{mrstop}$	Time from 1 to 0 transition of UT0-AIE initiating a Margin Read abort until the UT0-AID bit is set. This time also applies to the UT0-AISUS to UT0-AID setting in the event of a Margin Read suspend request.	10.36 plus four system clock periods	—	20.42 plus four system clock periods	μs

### 6.3.6 Flash read wait state and address pipeline control settings

The following table describes the recommended RWSC and APC settings at various operating frequencies based on specified intrinsic flash access times of the flash module controller array at 125 °C.

**Table 34. Flash Read Wait State and Address Pipeline Control Combinations**

Flash frequency	RWSC setting	APC setting
0 MHz < fFlash <= 33 MHz	0	0
33 MHz < fFlash <= 100 MHz	2	1
100 MHz < fFlash <= 133 MHz	3	1
133 MHz < fFlash <= 160 MHz	4	1


## 6.4 Communication interfaces

### 6.4.1 DSPI timing


**Table 35. DSPI electrical specifications**

No	Symbol	Parameter	Conditions	High Speed Mode		Low Speed mode		Unit
				Min	Max	Min	Max	
1	t <sub>SCK</sub>	DSPI cycle time	Master (MTFE = 0)	25	—	50	—	ns
			Slave (MTFE = 0)	40	—	60	—	
2	t <sub>CSC</sub>	PCS to SCK delay	—	16	—	—	—	ns
3	t <sub>ASC</sub>	After SCK delay	—	16	—	—	—	ns
4	t <sub>SDC</sub>	SCK duty cycle	—	t <sub>SCK</sub> /2 - 10	t <sub>SCK</sub> /2 + 10	—	—	ns
5	t <sub>A</sub>	Slave access time	SS active to SOUT valid	—	40	—	—	ns
6	t <sub>DIS</sub>	Slave SOUT disable time	ss inactive to SOUT High-Z or invalid	—	10	—	—	ns
7	t <sub>PCSC</sub>	PCSx to PCSS time	—	13	—	—	—	ns
8	t <sub>PASC</sub>	PCSS to PCSx time	—	13	—	—	—	ns
9	t <sub>SUI</sub>	Data setup time for inputs	Master (MTFE = 0)	NA	—	20	—	ns
			Slave	2	—	2	—	
			Master (MTFE = 1, CPHA = 0)	15	—	8 <sup>1</sup>	—	

Table continues on the next page...



**Figure 18. TxEN signal propagation delays**

#### 6.4.2.3 TxD

**Figure 19. TxD Signal****Table 39. TxD output characteristics**

Name	Description <sup>1</sup>	Min	Max	Unit
$dCCT_{xAsym}$	Asymmetry of sending CC @ 25 pF load (= $dCCTxD50\%$ - 100 ns)	-2.45	2.45	ns
$dCCTxD_{RISE25}+dCCTx_{D_{FALL25}}$	Sum of Rise and Fall time of TxD signal at the output	—	9 <sup>2</sup>	ns

*Table continues on the next page...*

**Figure 22. RMII/MII transmit signal timing diagram****Figure 23. RMII/MII receive signal timing diagram**

#### 6.4.4.2 RMII signal switching specifications

The following timing specs meet the requirements for RMII style interfaces for a range of transceiver devices.

**Table 43. RMII signal switching specifications**

Num	Description	Min.	Max.	Unit
—	EXTAL frequency (RMII input clock RMII_CLK)	—	50	MHz
RMII1	RMII_CLK pulse width high	35%	65%	RMII_CLK period
RMII2	RMII_CLK pulse width low	35%	65%	RMII_CLK period
RMII3	RXD[1:0], CRS_DV, RXER to RMII_CLK setup	4	—	ns
RMII4	RMII_CLK to RXD[1:0], CRS_DV, RXER hold	2	—	ns
RMII7	RMII_CLK to TXD[1:0], TXEN invalid	4	—	ns
RMII8	RMII_CLK to TXD[1:0], TXEN valid	—	15	ns

## 6.4.5 MediaLB (MLB) electrical specifications

### 6.4.5.1 MLB 3-pin interface DC characteristics

The section lists the MLB 3-pin interface electrical characteristics.


**Table 44. MediaLB 3-Pin Interface Electrical DC Specifications**

Parameter	Symbol	Test Conditions	Min	Max	Unit
Maximum input voltage	—	—	—	3.6	V
Low level input threshold	$V_{IL}$	—	—	0.7	V
High level input threshold	$V_{IH}$	See Note <sup>1</sup>	1.8	—	V
Low level output threshold	$V_{OL}$	$I_{OL} = -6 \text{ mA}$	—	0.4	V
High level output threshold	$V_{OH}$	$I_{OH} = -6 \text{ mA}$	2.0	—	V
Input leakage current	$I_L$	$0 < V_{in} < V_{DD}$	—	$\pm 10$	$\mu\text{A}$

1. Higher  $V_{IH}$  thresholds can be used; however, the risks associated with less noise margin in the system must be evaluated and assumed by the customer.

### 6.4.5.2 MLB 3-pin interface electrical specifications

This section describes the timing electrical information of the MLB module.



**Figure 24. MediaLB 3-Pin Timing**

Board type	Symbol	Description	256 MAPBGA	Unit	Notes
Single-layer (1s)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	39.5	°C/W	<a href="#">1, 2</a>
Four-layer (2s2p)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	22.9	°C/W	<a href="#">1, 23</a>
Single-layer (1s)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	28.5	°C/W	<a href="#">1, 3</a>
Four-layer (2s2p)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	18.3	°C/W	<a href="#">1, 3</a>
—	R <sub>θJB</sub>	Thermal resistance, junction to board	9.5	°C/W	<a href="#">4</a>
—	R <sub>θJC</sub>	Thermal resistance, junction to case	5.8	°C/W	<a href="#">5</a>
—	Ψ <sub>JT</sub>	Thermal characterization parameter, junction to package top outside center (natural convection)	0.2	°C/W	<a href="#">6</a>
—	Ψ <sub>JB</sub>	Thermal characterization parameter, junction to package bottom outside center (natural convection)	6.4	°C/W	<a href="#">7</a>

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.,
2. Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
3. Per JEDEC JESD51-6 with the board horizontal
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.
7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

## 8 Dimensions

### 8.1 Obtaining package dimensions

Package dimensions are provided in package drawing.

To find a package drawing, go to [www.nxp.com](http://www.nxp.com) and perform a keyword search for the drawing's document number:

Package	NXP Document Number
176-pin LQFP-EP	98ASA00673D
256 MAPBGA	98ASA00346D
324 MAPBGA	98ASA10582D

## 9 Pinouts

### 9.1 Package pinouts and signal descriptions

For package pinouts and signal descriptions, refer to the Reference Manual.

## 10 Reset sequence

This section describes different reset sequences and details the duration for which the device remains in reset condition in each of those conditions.


### 10.1 Reset sequence duration

[Table 54](#) specifies the minimum and the maximum reset sequence duration for the five different reset sequences described in [Reset sequence description](#).

**Table 54. RESET sequences**

No.	Symbol	Parameter	T <sub>Reset</sub>			Unit
			Min	Typ <sup>1</sup>	Max	
1	T <sub>DRB</sub>	Destructive Reset Sequence, BIST enabled	5.730	7.796		ms
2	T <sub>DR</sub>	Destructive Reset Sequence, BIST disabled	0.111	0.182		ms
3	T <sub>ERLB</sub>	External Reset Sequence Long, Unsecure Boot	5.729	7.793		ms
4	T <sub>FRL</sub>	Functional Reset Sequence Long, Unsecure Boot	0.110	0.179		ms
5	T <sub>FRS</sub>	Functional Reset Sequence Short, Unsecure Boot	0.007	0.009		ms

1. The Typ value is applicable only if the reset sequence duration is not prolonged by an extended assertion of RESET\_B by an external reset generator.

**Figure 39. Functional reset sequence short**

The reset sequences shown in [Figure 38](#) and [Figure 39](#) are triggered by functional reset events. RESET\_B is driven low during these two reset sequences only if the corresponding functional reset source (which triggered the reset sequence) was enabled to drive RESET\_B low for the duration of the internal reset sequence. See the RGM\_FBRE register in the device reference manual for more information.

## 11 Revision History

The following table provides a revision history for this document.

**Table 56. Revision History**

Rev. No.	Date	Substantial Changes
1	14 March 2013	Initial Release
1.1	16 May 2013	Updated Pinouts section
2	22 May 2014	<ul style="list-style-type: none"> <li>• Removed Category (SR, CC, P, T, D, B) column from all the table of the Datasheet</li> <li>• Revised the feature list.</li> <li>• Revised Introduction section to remove classification information.</li> <li>• Updated optional information in the ordering information figure.</li> <li>• Revised Absolute maximum rating section: <ul style="list-style-type: none"> <li>• Removed category column from table</li> <li>• Added footnote at Ta</li> </ul> </li> <li>• Revised Recommended operating conditions section <ul style="list-style-type: none"> <li>• Added notes</li> <li>• Updated table: Recommended operating conditions (<math>VDD_{HV\_x} = 3.3\text{ V}</math>)</li> <li>• Updated table: Recommended operating conditions (<math>VDD_{HV\_x} = 5\text{ V}</math>)</li> </ul> </li> <li>• Revised Voltage regulator electrical characteristics <ul style="list-style-type: none"> <li>• Updated text describing bipolar transistors</li> <li>• Updated figure: Voltage regulator capacitance connection</li> <li>• Updated table: Voltage regulator electrical specifications</li> <li>• Removed Brownout information</li> </ul> </li> <li>• Revised Voltage monitor electrical characteristics table</li> </ul>
		<ul style="list-style-type: none"> <li>• Revised Supply current characteristics section <ul style="list-style-type: none"> <li>• Updated table: Current consumption characteristics</li> <li>• Updated table: Low Power Unit (LPU) Current consumption characteristics</li> <li>• STANDBY Current consumption characteristics</li> </ul> </li> </ul>

*Table continues on the next page...*

**Table 56. Revision History (continued)**

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> <li>Removed row for symbol '<math>V_{SS\_LV}</math>'</li> <li>Removed footnote from 'Max' column of symbols '<math>V_{DD\_HV\_ADC0}</math>' and '<math>V_{DD\_HV\_ADC1}</math>'</li> </ul>
		<ul style="list-style-type: none"> <li>In section: Recommended operating conditions           <ul style="list-style-type: none"> <li>In table: Recommended operating conditions (<math>V_{DD\_HV\_x} = 5</math> V)               <ul style="list-style-type: none"> <li>Added footnote to 'Conditions' column</li> <li>Updated footnote for 'Min' column</li> <li>Removed footnote from symbols '<math>V_{DD\_HV\_A}</math>', '<math>V_{DD\_HV\_B}</math>', and '<math>V_{DD\_HV\_C}</math>'</li> <li>Removed row for symbol: '<math>V_{SS\_HV}</math>'</li> <li>Updated 'Parameter' column for symbol '<math>V_{DD\_HV\_ADC1\_REF}</math>', '<math>V_{DD\_HV\_ADC1\_REF}</math>', '<math>V_{DD\_LV}</math>'</li> <li>Updated 'Min' column of symbol '<math>V_{DD\_HV\_ADC0}</math>' and '<math>V_{DD\_HV\_ADC1}</math>'</li> <li>Updated 'Parameter', 'Min' 'Max' column for symbol '<math>V_{SS\_HV\_ADC0}</math>' and '<math>V_{SS\_HV\_ADC1}</math>'</li> <li>Added footnote to symbol '<math>V_{DD\_LV}</math>'</li> <li>Removed row for symbol '<math>V_{SS\_LV}</math>'</li> <li>Added row for symbol '<math>V_{IN1\_CMP\_REF}</math>' and corresponding footnotes to the symbol</li> </ul> </li> <li>In section: Voltage regulator electrical characteristics               <ul style="list-style-type: none"> <li>In table: Voltage regulator electrical specifications                   <ul style="list-style-type: none"> <li>Added note to symbol 'Cbe_fpreg'</li> </ul> </li> </ul> </li> <li>In section: Voltage monitor electrical characteristics               <ul style="list-style-type: none"> <li>In table: Voltage monitor electrical characteristics                   <ul style="list-style-type: none"> <li>Updated column 'Parameter', 'Min' and 'Max' (of fall/rise trimmed condition) for symbol '<math>V_{HVD\_LV\_cold}</math>' and '<math>V_{LVD\_IO\_A\_HI}</math>'</li> <li>Updated column 'Parameter', 'Min' and 'Typ' (of fall/rise trimmed condition) for symbol '<math>V_{LVD\_LV\_PD2\_hot}</math>', '<math>V_{LVD\_LV\_PD2\_cold\_LV}</math>'</li> <li>Updated column 'Parameter' for symbol '<math>V_{LVD\_LV\_PD0\_hot}</math>'</li> <li>Updated column 'Typ' and 'Max' (of fall/rise trimmed condition) for symbol '<math>V_{LVD\_FLASH}</math>'</li> <li>Updated footnote on symbol '<math>V_{LVD\_IO\_A\_LO}</math>' and '<math>V_{LVD\_IO\_A\_HI}</math>'</li> </ul> </li> </ul> </li> </ul> </li> </ul>
		<ul style="list-style-type: none"> <li>In section: Supply current characteristics           <ul style="list-style-type: none"> <li>In table: Current consumption characteristics               <ul style="list-style-type: none"> <li>Updated column 'Typ' for symbol '<math>I_{DD\_FULL}</math>' for temperature 85, 105, 125</li> <li>Updated column 'Typ' for symbol '<math>I_{DD\_GWY}</math>' for temperature 85, 105, 125 and column 'Max' for temperature 105</li> <li>Updated column 'Typ' for symbol '<math>I_{DD\_BODY1}</math>' for temperature 85, 105, 125</li> <li>Updated column 'Typ' for symbol '<math>I_{DD\_BODY2}</math>' for temperature 85, 105, 125 and 'Max' for temperature 125</li> <li>Added 'Typ' value for temperature 25 for symbol '<math>I_{DD\_STOP}</math>'</li> <li>Updated column 'Typ' and 'Max' for symbol '<math>I_{DD\_STOP}</math>' for temperature 85, 105, 125</li> </ul> </li> <li>In table: Low Power Unit (LPU) Current consumption characteristics               <ul style="list-style-type: none"> <li>Updated column 'Typ' for symbol 'LPU_RUN' for tempeature 25 and 125</li> <li>Added 'Typ' and 'Max' value for temperature 85 and 105 for symbol 'LPU_RUN'</li> <li>Updated column 'Typ' for symbol 'LPU_STOP' for tempeature 25 and 125</li> <li>Added 'Typ' and 'Max' value for temperature 85 and 105 for symbol 'LPU_STOP'</li> </ul> </li> <li>In table: STANDBY Current consumption characteristics               <ul style="list-style-type: none"> <li>Updated to have one STANDBY</li> </ul> </li> </ul> </li> <li>In section: I/O parameters</li> </ul>

*Table continues on the next page...*