

Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

Details	
Product Status	Active
Core Processor	e200z2, e200z4, e200z4
Core Size	32-Bit Tri-Core
Speed	80MHz/160MHz
Connectivity	CANbus, Ethernet, I <sup>2</sup> C, LINbus, SAI, SPI, USB, USB OTG
Peripherals	DMA, LVD, POR, WDT
Number of I/O	129
Program Memory Size	6MB (6M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 80x10b, 64x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP Exposed Pad
Supplier Device Package	176-LQFP (24x24)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5748gk1mku6">https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5748gk1mku6</a>

**NOTE**

All optional features (Flash memory, RAM, Peripherals) start with lowest peripheral number (for example: STM\_0) or memory address and end at the highest available peripheral number or memory address (for example: MPC574xC have 2 STM, ending with STM\_1).

**Table 1. MPC5748G Family Comparison<sup>1</sup>**

Feature	MPC5747C	MPC5748C	MPC5746G	MPC5747G	MPC5748G
CPU	e200z4 e200z2	e200z4 e200z2	e200z4 e200z4 e200z2	e200z4 e200z4 e200z2	e200z4 e200z4 e200z2
FPU	e200z4	e200z4	e200z4 e200z4	e200z4 e200z4	e200z4 e200z4
Maximum Operating Frequency <sup>2</sup>	160MHz (z4) 80MHz (z2)	160MHz (z4) 80MHz (z2)	160MHz (z4) 160MHz (z4) 80MHz (z2)	160MHz (z4) 160MHz (z4) 80MHz (z2)	160MHz (z4) 160MHz (z4) 80MHz (z2)
Flash memory	4 MB	6 MB	3 MB	4 MB	6 MB
EEPROM support	32 KB to 128 KB emulated		32 KB to 192 KB emulated		
RAM	512 KB	768 KB			
ECC	End to End				
SMPU	24 entry		32 entry		
DMA	32 channels				
10-bit ADC	48 Standard channels 32 External channels				
12-bit ADC	16 Precision channels 16 Standard channels 32 External channels				
AnalogComparator	3				
BCTU	1				
SWT	2		4 <sup>3</sup>		
STM	2		3		
PIT-RTI	16 channels PIT 1 channels RTI				
RTC/API	Yes				
Total Timer I/O <sup>4</sup>	96 channels 16-bits				
LINFlexD	1 M/S, 15 M		1 M/S, 17 M		
FlexCAN	8 with optional CAN FD support				
DSPI/SPI	4 x DSPI 6 x SPI				

Table continues on the next page...

**Table 1. MPC5748G Family Comparison<sup>1</sup> (continued)**

Feature	MPC5747C	MPC5748C	MPC5746G	MPC5747G	MPC5748G
I <sup>2</sup> C			4		
SAI/I <sup>2</sup> S			3		
FXOSC			8 - 40 MHz		
SXOSC			32 KHz		
FIRC			16 MHz		
SIRC			128 KHz		
FMPLL			Yes		
LPU			Yes		
FlexRay 2.1 (dual channel)			Yes, 128 MB		
MLB150	0			1	
USB 2.0 SPH	0			1	
USB 2.0 OTG	0			1	
SDHC			1		
Ethernet (RMII, MII + 1588, Multi queue AVB support)			Up to 2		
3 Port L2 Ethernet Switch			Optional		
CRC			1		
MEMU			2		
STCU			1		
HSM-v2 (security)			Optional		
Censorship			Yes		
FCCU			1		
Safety level			Specific functions ASIL-B certifiable		
User MBIST			Yes		
User LBIST			Yes		
I/O Retention in Standby			Yes		
GPIO <sup>5</sup>			Up to 264 GPI and up to 246 GPIO		
Debug			JTAGC, cJTAG		
Nexus			Z4 N3+ Z2 N3+		
Packages			176 LQFP-EP 256 BGA, 324 BGA		

1. Feature set dependent on selected peripheral multiplexing, table shows example. Peripheral availability is package dependent.
2. Based on 125°C ambient operating temperature and subject to full device characterisation.
3. Additional SWT included when HSM option selected
4. Refer device datasheet and reference manual for information on to timer channel configuration and functions.

### 3.2 Ordering Information

Example Code	P	PC	57	4	8	G	S	K0	M	MJ	6	R
Qualification Status	_____											
Power Architecture	_____											
Automotive Platform	_____											
Core Version	_____											
Flash Size (core dependent)	_____											
Product	_____											
Optional fields	_____											
Fab and mask indicator	_____											
Temperature spec.	_____											
Package Code	_____											
CPU Frequency	_____											
R = Tape & Reel (blank if Tray)	_____											

<p><b>Qualification Status</b>                  P = Engineering samples                  S = Automotive qualified</p> <p><b>PC = Power Architecture</b></p> <p><b>Automotive Platform</b>                  57 = Power Architecture in 55nm</p> <p><b>Core Version</b>                  4 = e200z4 Core Version (highest core version in the case of multiple cores)</p> <p><b>Flash Memory Size</b>                  6 = 3 MB                  7 = 4 MB                  8 = 6 MB</p>	<p><b>Product Version</b>                  C = Body Control Feature Set                  G = Gateway Feature Set</p> <p><b>Optional fields</b>                  Blank = Feature not available                  S = HSM (Security Module)                  F = CAN FD                  B = Both HSM and CAN FD                  T = HSM and 2nd Ethernet                  G = CAN FD and 2nd Ethernet                  H = HSM, CAN FD, and 2nd Ethernet</p> <p><b>Fab and mask version indicator</b>                  K=TSMC Fab                  #=Version of maskset                  0=0N65H                  1=1N81M                  0A=0N78S</p>	<p><b>Package Code</b>                  KU = 176 LQFP EP                  MJ = 256 MAPBGA                  MN = 324 MAPBGA</p> <p><b>CPU Frequency</b>                  2 = Each z4 operates up to 120 MHz                  6 = Each z4 operates up to 160 MHz</p> <p><b>Shipping Method</b>                  R = Tape and reel                  Blank = Tray</p> <p><b>Temperature spec.</b>                  C = -40.C to +85.C Ta                  V = -40.C to +105.C Ta                  M = -40.C to +125.C Ta</p>
---	--	--

Note: Not all part number combinations are available as production product

## 4 General

### 4.1 Absolute maximum ratings

**NOTE**

Functional operating conditions appear in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maximum values is not guaranteed. See footnotes in [Table 5](#) for specific conditions




Figure 2. Voltage regulator capacitance connection

Table 8. Voltage regulator electrical specifications

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
C <sub>fp_reg</sub> <sup>1</sup>	External decoupling / stability capacitor	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1.32	2.2 <sup>2</sup>	3	μF
	Combined ESR of external capacitor	—	0.001	—	0.03	Ohm
C <sub>lp/ulp_reg</sub>	External decoupling / stability capacitor for internal low power regulators	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	0.8	1	1.4	μF
	Combined ESR of external capacitor	—	0.001	—	0.1	Ohm
C <sub>be_fpreg</sub> <sup>3</sup>	Capacitor in parallel to base-emitter	BCP68 and BCP56		3.3		nF
		MJD31		4.7		
C <sub>flash_reg</sub> <sup>4</sup>	External decoupling / stability capacitor for internal Flash regulators	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1.32	2.2	3	μF
	Combined ESR of external capacitor	—	0.001	—	0.03	Ohm

Table continues on the next page...

**Table 15. DC electrical specifications @ 3.3V Range (continued)**

Symbol	Parameter	Value		Unit
		Min	Max	
	Output Low Voltage <sup>8</sup>		0.1 *VDD_HV_x	
loh_f	Full drive loh <sup>9</sup> (SIUL2_MSCRn[SRC 1:0]= 11)	18	70	mA
lol_f	Full drive lol <sup>9</sup> (SIUL2_MSCRn[SRC 1:0]= 11)	21	120	mA
loh_h	Half drive loh <sup>9</sup> (SIUL2_MSCRn[SRC 1:0]= 10)	9	35	mA
lol_h	Half drive lol <sup>9</sup> (SIUL2_MSCRn[SRC 1:0]= 10)	10.5	60	mA

1. Max power supply ramp rate is 500 V / ms
2. Measured when pad=0.69\*VDD\_HV\_x
3. Measured when pad=0.49\*VDD\_HV\_x
4. Measured when pad = 0 V
5. Measured when pad = VDD\_HV\_x
6. Measured when pad is sourcing 2 mA
7. Measured when pad is sinking 2 mA
8. Measured when pad is sinking 1.5 mA
9. loh/lol is derived from spice simulations. These values are NOT guaranteed by test.

## 5.3 AC specifications @ 5 V Range

**Table 16. Functional Pad AC Specifications @ 5 V Range**

Symbol	Prop. Delay (ns) <sup>1</sup> L>H/H>L		Rise/Fall Edge (ns)		Drive Load (pF)	SIUL2_MSCRn[SRC 1:0]
	Min	Max	Min	Max		MSB,LSB
pad_sr_hv  (output)		4.5/4.5		1.3/1.2	25	11
		6/6		2.5/2	50	
		13/13		9/9	200	
		5.25/5.25		3/2	25	10
		9/8		5/4	50	
		22/22		18/16	200	
		27/27		13/13	50	01 <sup>2</sup>
		40/40		24/24	200	00 <sup>2</sup>
		40/40		24/24	50	
	65/65		40/40	200		
pad_i_hv/ pad_sr_hv  (input)		1.5/1.5		0.5/0.5	0.5	NA

1. As measured from 50% of core side input to Voh/Vol of the output
2. Slew rate control modes

**NOTE**

The above specification is based on simulation data into an ideal lumped capacitor. Customer should use IBIS models for their specific board/loading conditions to simulate the expected signal integrity and edge rates of their system.

**NOTE**

The above specification is measured between 20% / 80%.

**5.4 DC electrical specifications @ 5 V Range****Table 17. DC electrical specifications @ 5 V Range**

Symbol	Parameter	Value		Unit
		Min	Max	
VDD_LV	LV (core) Supply Voltage	1.08	1.32	V
VDD_HV_x <sup>1</sup>	I/O Supply Voltage	4.5	5.5	V
Vih (pad_i_hv)	pad_i_hv Input Buffer High Voltage	0.7*VDD_HV_x	VDD_HV_x + 0.3	V
Vil (pad_i_hv)	pad_i_hv Input Buffer Low Voltage	VSS_LV - 0.3	0.45*VDD_HV_x	V
Vhys (pad_i_hv)	pad_i_hv Input Buffer Hysteresis	0.09*VDD_HV_x		V
Vih	CMOS Input Buffer High Voltage (with hysteresis disabled)	0.55 * VDD_HV_x	VDD_HV_x + 0.3	V
Vil	CMOS Input Buffer Low Voltage (with hysteresis disabled)	VSS_LV - 0.3	0.4 * VDD_HV_x	V
Vhys	CMOS Input Buffer Hysteresis	0.09 * VDD_HV_x		V
Vih_hys	CMOS Input Buffer High Voltage (with hysteresis enabled)	0.65* VDD_HV_x	VDD_HV_x + 0.3	V
Vil_hys	CMOS Input Buffer Low Voltage (with hysteresis enabled)	VSS_LV - 0.3	0.35*VDD_HV_x	V
Pull_IIH (pad_i_hv)	Weak Pullup Current Low	23		μA
Pull_IIH (pad_i_hv)	Weak Pullup Current High		82	μA
Pull_IIL (pad_i_hv)	Weak Pulldown Current <sup>3</sup> Low	40		μA
Pull_IIL (pad_i_hv)	Weak Pulldown Current <sup>2</sup> High		130	μA
Pull_Ioh	Weak Pullup Current <sup>4</sup>	30	80	μA
Pull_Iol	Weak Pulldown Current <sup>5</sup>	30	80	μA
Iinact_d	Digital Pad Input Leakage Current (weak pull inactive)	-2.5	2.5	μA
Voh	Output High Voltage <sup>6</sup>	0.8 * VDD_HV_x	—	V
Vol	Output Low Voltage <sup>7</sup> Output Low Voltage <sup>8</sup>	—	0.2 * VDD_HV_x 0.1*VDD_HV_x	V

Table continues on the next page...




Figure 5. ADC characteristics and error definitions



**Table 20. ADC conversion characteristics (for 12-bit) (continued)**

Symbol	Parameter	Conditions	Min	Typ <sup>1</sup>	Max	Unit
R <sub>AD</sub> <sup>6</sup>	Internal resistance of analog source	—	—	—	825	Ω
INL	Integral non-linearity (precise channel)	—	-2	—	2	LSB
INL	Integral non-linearity (standard channel)	—	-3	—	3	LSB
DNL	Differential non-linearity	—	-1	—	1	LSB
OFS	Offset error	—	-6	—	6	LSB
GNE	Gain error	—	-4	—	4	LSB
ADC Analog Pad (pad going to one ADC)	Max leakage (precision channel)	150 °C	—	—	250	nA
	Max leakage (standard channel)	150 °C	—	—	2500	nA
	Max leakage (standard channel)	105 °C T <sub>A</sub>	—	5	250	nA
	Max positive/negative injection		-5	—	5	mA
TUE <sub>precision channels</sub>	Total unadjusted error for precision channels	Without current injection	-6	+/-4	6	LSB
		With current injection		+/-5		LSB
TUE <sub>standard/extended channels</sub>	Total unadjusted error for standard/extended channels	Without current injection	-8	+/-6	8	LSB
		With current injection <sup>7</sup>		+/-8		LSB
t <sub>recovery</sub>	STOP mode to Run mode recovery time				< 1	μs

- Active ADC input, VinA < [min(ADC\_VrefH, ADC\_ADV, VDD\_HV\_IOx)]. VDD\_HV\_IOx refers to I/O segment supply voltage. Violation of this condition would lead to degradation of ADC performance. Please refer to Table: 'Absolute maximum ratings' to avoid damage. Refer to Table: 'Recommended operating conditions (VDD\_HV\_x = 3.3 V)' for required relation between IO\_supply\_A,B,C and ADC\_Supply.
- The internally generated clock (known as AD\_clk or ADCK) could be same as the peripheral clock or half of the peripheral clock based on register configuration in the ADC.
- During the sample time the input capacitance C<sub>S</sub> can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t<sub>sample</sub>. After the end of the sample time t<sub>sample</sub>, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t<sub>sample</sub> depend on programming.
- This parameter does not include the sample time t<sub>sample</sub>, but only the time for determining the digital result and the time to load the result register with the conversion result.
- Apart from t<sub>sample</sub> and t<sub>conv</sub>, few cycles are used up in ADC digital interface and hence the overall throughput from the ADC is lower.
- See [Figure 2](#).
- Current injection condition for ADC channels is defined for an inactive ADC channel (on which conversion is NOT being performed), and this occurs when voltage on the ADC pin exceeds the I/O supply or ground. However, absolute maximum voltage spec on pad input (VINA, see Table: Absolute maximum ratings) must be honored to meet TUE spec quoted here

**Table 21. ADC conversion characteristics (for 10-bit)**

Symbol	Parameter	Conditions	Min	Typ <sup>1</sup>	Max	Unit
f <sub>CK</sub>	ADC Clock frequency (depends on ADC configuration) (The duty cycle depends on AD_CK <sup>2</sup> frequency.)	—	15.2	80	80	MHz
f <sub>s</sub>	Sampling frequency	—	—	—	1.00	MHz
t <sub>sample</sub>	Sample time <sup>3</sup>	80 MHz@ 100 ohm source impedance	275	—	—	ns

Table continues on the next page...


### 6.3.3 Flash memory module life specifications

Table 32. Flash memory module life specifications

Symbol	Characteristic	Conditions	Min	Typical	Units
Array P/E cycles	Number of program/erase cycles per block for 16 KB, 32 KB and 64 KB blocks.	—	250,000	—	P/E cycles
	Number of program/erase cycles per block for 256 KB blocks.	—	1,000	250,000	P/E cycles
Data retention	Minimum data retention.	Blocks with 0 - 1,000 P/E cycles.	50	—	Years
		Blocks with 100,000 P/E cycles.	20	—	Years
		Blocks with 250,000 P/E cycles.	10	—	Years

### 6.3.4 Data retention vs program/erase cycles

Graphically, Data Retention versus Program/Erase Cycles can be represented by the following figure. The spec window represents qualified limits. The extrapolated dotted line demonstrates technology capability, however is beyond the qualification limits.



### 6.3.6 Flash read wait state and address pipeline control settings

The following table describes the recommended RWSC and APC settings at various operating frequencies based on specified intrinsic flash access times of the flash module controller array at 125 °C.

**Table 34. Flash Read Wait State and Address Pipeline Control Combinations**

Flash frequency	RWSC setting	APC setting
0 MHz < fFlash ≤ 33 MHz	0	0
33 MHz < fFlash ≤ 100 MHz	2	1
100 MHz < fFlash ≤ 133 MHz	3	1
133 MHz < fFlash ≤ 160 MHz	4	1

## 6.4 Communication interfaces

### 6.4.1 DSPI timing

**Table 35. DSPI electrical specifications**

No	Symbol	Parameter	Conditions	High Speed Mode		low Speed mode		Unit
				Min	Max	Min	Max	
1	t <sub>SCK</sub>	DSPI cycle time	Master (MTFE = 0)	25	—	50	—	ns
			Slave (MTFE = 0)	40	—	60	—	
2	t <sub>CSC</sub>	PCS to SCK delay	—	16	—	—	—	ns
3	t <sub>ASC</sub>	After SCK delay	—	16	—	—	—	ns
4	t <sub>SDC</sub>	SCK duty cycle	—	t <sub>SCK</sub> /2 - 10	t <sub>SCK</sub> /2 + 10	—	—	ns
5	t <sub>A</sub>	Slave access time	$\overline{SS}$ active to SOUT valid	—	40	—	—	ns
6	t <sub>DIS</sub>	Slave SOUT disable time	ss inactive to SOUT High-Z or invalid	—	10	—	—	ns
7	t <sub>PCSC</sub>	PCSx to $\overline{PCSS}$ time	—	13	—	—	—	ns
8	t <sub>PASC</sub>	PCSS to PCSx time	—	13	—	—	—	ns
9	t <sub>SUI</sub>	Data setup time for inputs	Master (MTFE = 0)	NA	—	20	—	ns
			Slave	2	—	2	—	
			Master (MTFE = 1, CPHA = 0)	15	—	8 <sup>1</sup>	—	

Table continues on the next page...

**Table 35. DSPI electrical specifications (continued)**

No	Symbol	Parameter	Conditions	High Speed Mode		low Speed mode		Unit
				Min	Max	Min	Max	
			Master (MTFE = 1, CPHA = 1)	15	—	20	—	
10	$t_{HI}$	Data hold time for inputs	Master (MTFE = 0)	NA	—	-5	—	ns
			Slave	4	—	4	—	
			Master (MTFE = 1, CPHA = 0)	0	—	11 <sup>1</sup>	—	
			Master (MTFE = 1, CPHA = 1)	0	—	-5	—	
11	$t_{SUO}$	Data valid (after SCK edge)	Master (MTFE = 0)	—	NA	—	4	ns
			Slave	—	15	—	23	
			Master (MTFE = 1, CPHA = 0)	—	4	—	16 <sup>1</sup>	
			Master (MTFE = 1, CPHA = 1)	—	4	—	4	
12	$t_{HO}$	Data hold time for outputs	Master (MTFE = 0)	NA	—	-2	—	ns
			Slave	4	—	6	—	
			Master (MTFE = 1, CPHA = 0)	-2	—	10 <sup>1</sup>	—	
			Master (MTFE = 1, CPHA = 1)	-2	—	-2	—	

1. SMPL\_PTR should be set to 1

## NOTE

### Restriction For High Speed modes

- DSPI2, DSPI3, SPI1 and SPI2 will support 40MHz Master mode SCK
- DSPI2, DSPI3, SPI1 and SPI2 will support 25MHz Slave SCK frequency
- Only one {SIN,SOUT and SCK} group per DSPI/SPI will support high frequency mode
- For Master mode MTFE will be 1 for high speed mode
- For high speed slaves, their master have to be in MTFE=1 mode or should be able to support 15ns tSUO delay

## NOTE

For numbers shown in the following figures, see [Table 35](#)

## 6.4.4 Ethernet switching specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

### 6.4.4.1 MII signal switching specifications

The following timing specs meet the requirements for MII style interfaces for a range of transceiver devices.

#### NOTE

ENET0 supports the following xMII interfaces: MII, MII\_Lite and RMI. ENET1 supports the following xMII interfaces: MII\_Lite.

#### NOTE

It is only possible to use ENET0 and ENET1 simultaneously when both are configured for MII\_Lite.

#### NOTE

In certain pinout configurations ENET1 MII-Lite signals can be across multiple VDD\_HV\_A/B/C domains. If these configuration are used, VDD\_HV IO domains need to be at the same voltage (for example: 3.3V)

**Table 42. MII signal switching specifications**

Symbol	Description	Min.	Max.	Unit
—	RXCLK frequency	—	25	MHz
MII1	RXCLK pulse width high	35%	65%	RXCLK period
MII2	RXCLK pulse width low	35%	65%	RXCLK period
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5	—	ns
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5	—	ns
—	TXCLK frequency	—	25	MHz
MII5	TXCLK pulse width high	35%	65%	TXCLK period
MII6	TXCLK pulse width low	35%	65%	TXCLK period
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	2	—	ns
MII8	TXCLK to TXD[3:0], TXEN, TXER valid	—	25	ns

## MediaLB (MLB) electrical specifications

Ground = 0.0 V; Load Capacitance = 60 pF, input transition= 1 ns ; MediaLB speed = 256/512 Fs; Fs = 48 kHz; all timing parameters specified from the valid voltage threshold as listed below; unless otherwise noted.

**Table 45. MLB 3-Pin 256/512 Fs Timing Parameters**

Parameter	Symbol	Min	Max	Unit	Comment
MLBCLK operating frequency	$f_{mck}$	11.264	25.6	MHz	256xFs at 44.0 kHz, 512xFs at 50.0 kHz
MLBCLK rise time	$t_{mckr}$		3	ns	$V_{IL}$ to $V_{IH}$
MLBCLK fall time	$t_{mckf}$		3	ns	$V_{IH}$ to $V_{IL}$
MLBCLK low time <sup>1</sup>	$t_{mckl}$	30 14	—	ns	256xFs 512xFs
MLBCLK high time	$t_{mckh}$	30 14	—	ns	256xFs 512xFs
MLBSIG/MLBDAT receiver input setup to MLBCLK falling	$t_{dsmcf}$	1	—	ns	—
MLBSIG/MLBDAT receiver input hold from MLBCLK low	$t_{dhmcf}$	$t_{mcfdz}$	—	ns	—
MLBSIG/MLBDAT output valid from MLBCLK low	$t_{mcfdz}$	0	$t_{mckl}$	ns	2
Bus output hold from MLBCLK low	$t_{mdzh}$	4	—	ns	2

1. MLBCLK low/high time includes the pluse width variation.
2. The MediaLB driver can release the MLBDAT/MLBSIG line as soon as MLBCLK is low; however, the logic state of the final driven bit on the line must remain on the bus for  $t_{mdzh}$ . Therefore, coupling must be minimized while meeting the maximum load capacitance listed.

Ground = 0.0 V; Load Capacitance = 40 pF, input transition= 1 ns; MediaLB speed = 1024 Fs; Fs = 48 kHz; all timing parameters specified from the valid voltage threshold as listed below; unless otherwise noted.

**Table 46. MLB 3-Pin 1024 Fs Timing Parameters**

Parameter	Symbol	Min	Max	Unit	Comment
MLBCLK Operating Frequency <sup>1</sup>	$f_{mck}$	45.056 -	- 51.2	MHz MHz	1024 x fs at 44.0 kHz 1024 x fs at 50.0 kHz
MLBCLK rise time	$f_{mckr}$		1	ns	$V_{IL}$ to $V_{IH}$
MLBCLK fall time	$f_{mckf}$		1	ns	$V_{IH}$ to $V_{IL}$
MLBCLK low time	$t_{mckl}$	6.1	—	ns	2
MLBCLK high time	$t_{mckh}$	9.3	—	ns	2
MLBSIG/MLBDAT receiver input setup to MLBCLK falling	$t_{dsmcf}$	1	—	ns	
MLBSIG/MLBDAT receiver input hold from MLBCLK low	$t_{dhmcf}$	$t_{mcfdz}$	—	ns	
MLBSIG/MLBDAT output valid from MLBCLK low	$t_{mcfdz}$	0	$t_{mckl}$	ns	3
Bus Hold from MLBCLK low	$t_{mdzh}$	2	—	ns	3




Figure 27. Slave mode SAI Timing

## 6.5 Debug specifications

### 6.5.1 JTAG interface timing

Table 50. JTAG pin AC electrical characteristics <sup>1</sup>

#	Symbol	Characteristic	Min	Max	Unit
1	$t_{JCYC}$	TCK Cycle Time <sup>2</sup>	62.5	—	ns
2	$t_{JDC}$	TCK Clock Pulse Width	40	60	%
3	$t_{TCKRISE}$	TCK Rise and Fall Times (40% - 70%)	—	3	ns
4	$t_{TMSS}, t_{TDIS}$	TMS, TDI Data Setup Time	5	—	ns
5	$t_{TMSH}, t_{TDIH}$	TMS, TDI Data Hold Time	5	—	ns
6	$t_{TDOV}$	TCK Low to TDO Data Valid	—	20 <sup>3</sup>	ns
7	$t_{TDOI}$	TCK Low to TDO Data Invalid	0	—	ns
8	$t_{TDOHZ}$	TCK Low to TDO High Impedance	—	15	ns
11	$t_{BSDV}$	TCK Falling Edge to Output Valid	—	600 <sup>4</sup>	ns
12	$t_{BSDVZ}$	TCK Falling Edge to Output Valid out of High Impedance	—	600	ns
13	$t_{BSDHZ}$	TCK Falling Edge to Output High Impedance	—	600	ns
14	$t_{BSDST}$	Boundary Scan Input Valid to TCK Rising Edge	15	—	ns
15	$t_{BSDHT}$	TCK Rising Edge to Boundary Scan Input Invalid	15	—	ns

1. These specifications apply to JTAG boundary scan only.
2. This timing applies to TDI, TDO, TMS pins, however, actual frequency is limited by pad type for EXTEST instructions. Refer to pad specification for allowed transition frequency
3. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.
4. Applies to all pins, limited by pad slew rate. Refer to IO delay and transition specification and add 20 ns for JTAG delay.

## Thermal attributes

Board type	Symbol	Description	176LQFP	Unit	Notes
—	$\Psi_{JT}$	Thermal characterization parameter, junction to package top	0.2	°C/W	7

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance
- Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- Per JEDEC JESD51-6 with the board horizontal.
- Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- Thermal resistance between the die and the solder pad on the bottom of the package based on simulation without any interface resistance.
- Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

Board type	Symbol	Description	324 MAPBGA	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	25.5	°C/W	1, 2
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	19.0	°C/W	1,23
Single-layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	18.1	°C/W	1, 3
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	14.8	°C/W	1,3
—	$R_{\theta JB}$	Thermal resistance, junction to board	10.4	°C/W	4
—	$R_{\theta JC}$	Thermal resistance, junction to case	8.4	°C/W	5
—	$\Psi_{JT}$	Thermal characterization parameter, junction to package top (natural convection)	0.45	°C/W	6
—	$\Psi_{JB}$	Thermal characterization parameter, junction to package bottom center (natural convection)	2.65	°C/W	7

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
- Per JEDEC JESD51-6 with the board horizontal
- Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.
- Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.



## 10.2 BAF execution duration

Following table specifies the typical BAF execution time in case BAF boot header is present at first location (Typical) and last location (worst case). Total Boot time is the sum of reset sequence duration and BAF execution time.

**Table 55. BAF execution duration**

BAF execution duration	Min	Typ	Max	Unit
BAF execution time (boot header at first location)	-	200	-	μs
BAF execution time (boot header at last location)	-	320	-	μs

## 10.3 Reset sequence description

The figures in this section show the internal states of the device during the five different reset sequences. The dotted lines in the figures indicate the starting point and the end point for which the duration is specified in [Table 54](#).

With the beginning of DRUN mode, the first instruction is fetched and executed. At this point, application execution starts and the internal reset sequence is finished.

The following figures show the internal states of the device during the execution of the reset sequence and the possible states of the RESET\_B signal pin.

### NOTE

RESET\_B is a bidirectional pin. The voltage level on this pin can either be driven low by an external reset generator or by the device internal reset circuitry. A high level on this pin can only be generated by an external pullup resistor which is strong enough to overdrive the weak internal pulldown resistor. The rising edge on RESET\_B in the following figures indicates the time when the device stops driving it low. The reset sequence durations given in [Table 54](#) are applicable only if the internal reset sequence is not prolonged by an external reset generator keeping RESET\_B asserted low beyond the last Phase3.

Table 56. Revision History (continued)

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> <li>• Revised Electromagnetic Interference (EMI) characteristics section</li> <li>• Revised DC electrical specifications @ 3.3V Range table for naming conventions.</li> <li>• Revised DC electrical specifications @ 5 V Range table for naming conventions</li> <li>• Deleted MLB 6-pin Electrical Specifications</li> <li>• Removed PORST characteristics from Functional reset pad electrical characteristics table</li> <li>• Added section PORST electrical characteristics</li> <li>• Revised Input impedance and ADC accuracy section to remove SNR, THD, SINAD, ENOB,</li> <li>• Revised 32 kHz oscillator electrical specifications table to remove 'Vpp' row.</li> <li>• Updated 16 MHz RC Oscillator electrical specifications table for statuptime, cycle to cycle jitter, and lonf term jitter</li> <li>• Updated 128 KHz Internal RC oscillator electrical specifications table.</li> <li>• Updated PLL electrical specifications table</li> <li>• Added Jitter Calculation table</li> <li>• Added Percentage of Sample exceeding specified value of jitter table</li> </ul>
		<ul style="list-style-type: none"> <li>• Revised Memory interfaces section</li> <li>• Revised Communication interfaces section <ul style="list-style-type: none"> <li>• Updated note</li> <li>• Added Continuous SCK timing table</li> <li>• Added DSPI high speed mode I/Os table</li> </ul> </li> <li>• Updated input transition value in section MLB 3-pin interface electrical specifications</li> <li>• Deleted MLB 6-pin interface DC characteristics section</li> <li>• Deleted MLB 6-pin interface AC characteristics section</li> <li>• Updated JTAG pin AC electrical characteristics table</li> <li>• Revised table under Thermal attributes section</li> <li>• Updated Obtaining package dimensions section for Freescale Document numbers</li> </ul>
3	12 May 2015	<ul style="list-style-type: none"> <li>• Editorial updates throughout the sections</li> <li>• Renamed '176 LQFP' package to '176 LQFP-EP'</li> <li>• Added following sections: <ul style="list-style-type: none"> <li>• Block diagram</li> <li>• Family comparison</li> <li>• Ordering Information</li> </ul> </li> <li>• In table: Absolute maximum ratings as follows: <ul style="list-style-type: none"> <li>• Removed row for symbol: 'V<sub>SS_HV</sub>'</li> <li>• Added symbol: 'V<sub>DD_LV</sub>'</li> <li>• Updated 'Max' column for symbol 'V<sub>INA</sub>'</li> <li>• Added footnote to 'Conditions' column</li> <li>• Removed footnote from 'Max' column</li> </ul> </li> <li>• In section: Recommended operating conditions <ul style="list-style-type: none"> <li>• Added opening text: "The following table describes the operating conditions ... "</li> <li>• Added note: "V<sub>DD_HV_A</sub>, V<sub>DD_HV_B</sub> and V<sub>DD_HV_C</sub> are all ... "</li> <li>• In table: Recommended operating conditions (V<sub>DD_HV_x</sub> = 3.3 V) <ul style="list-style-type: none"> <li>• Added footnote to 'Conditions' cloumn</li> <li>• Updated footnote for 'Min' column</li> <li>• Removed footnote from symbols 'V<sub>DD_HV_A</sub>', 'V<sub>DD_HV_B</sub>', and 'V<sub>DD_HV_C</sub>'</li> <li>• Removed row for symbol: 'V<sub>SS_HV</sub>'</li> <li>• Updated 'Parameter' column for symbol 'V<sub>DD_HV_FL_A</sub>', 'V<sub>DD_HV_ADC1_REF</sub>', 'V<sub>DD_LV</sub>'</li> <li>• Updated 'Min' column for symbol 'V<sub>DD_HV_ADC0</sub>' and 'V<sub>DD_HV_ADC1</sub>'</li> <li>• Updated 'Parameter' 'Min' 'Max' column for symbol 'V<sub>SS_HV_ADC0</sub>' and 'V<sub>SS_HV_ADC1</sub>'</li> <li>• Added footnote to symbol 'V<sub>DD_LV</sub>'</li> <li>• Removed footnote from symbol 'V<sub>IN1_CMP_REF</sub>'</li> </ul> </li> </ul> </li> </ul>

Table continues on the next page...

Table 56. Revision History (continued)

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> <li>In table: Functional Pad AC Specifications @ 3.3 V Range <ul style="list-style-type: none"> <li>Updated values for symbol 'pad_sr_hv (output)'</li> </ul> </li> <li>In table: DC electrical specifications @ 3.3V Range <ul style="list-style-type: none"> <li>Updated values for VDD_HV_x, Vih, Vhys</li> <li>Added Vih (pad_i_hv), Vil (pad_i_hv), Vhys (pad_i_hv), Vih_hys, Vil_hys</li> </ul> </li> <li>In table: Functional Pad AC Specifications @ 5 V Range <ul style="list-style-type: none"> <li>Updated values for symbol 'pad_sr_hv (output)'</li> </ul> </li> <li>In table DC electrical specifications @ 5 V Range <ul style="list-style-type: none"> <li>Added Vih (pad_i_hv), Vil (pad_i_hv), Vhys (pad_i_hv), Vih_hys, Vil_hys</li> </ul> </li> </ul>
		<ul style="list-style-type: none"> <li>In section: PORST electrical specifications <ul style="list-style-type: none"> <li>In table: PORST electrical specifications <ul style="list-style-type: none"> <li>Updated 'Min' value for <math>W_{NF\text{PORST}}</math></li> <li>Corrected 'Unit' for <math>V_{IH}</math> and <math>V_{IL}</math></li> </ul> </li> </ul> </li> <li>In section: Peripheral operating requirements and behaviours <ul style="list-style-type: none"> <li>Revised table: ADC conversion characteristics (for 12-bit) and ADC conversion characteristics (for 10-bit)</li> </ul> </li> <li>In section: Analogue Comparator (CMP) electrical specifications <ul style="list-style-type: none"> <li>In table: Comparator and 6-bit DAC electrical specifications <ul style="list-style-type: none"> <li>Updated 'Max' value of <math>I_{DDLS}</math></li> <li>Updated 'Min' and 'Max' for <math>V_{AIO}</math> and DNL</li> <li>Updated 'Descriptor' 'Min' 'Max' of <math>V_H</math></li> <li>Updated row for tDHS</li> <li>Added row for tDLS</li> <li>Removed row for VCMPOh and VCMPOI</li> </ul> </li> </ul> </li> <li>In section: Clocks and PLL interfaces modules <ul style="list-style-type: none"> <li>Revised table: Main oscillator electrical characteristics</li> <li>In table: 16 MHz RC Oscillator electrical specifications <ul style="list-style-type: none"> <li>Updated 'Max' of Tstartup</li> </ul> </li> <li>In table: 128 KHz Internal RC oscillator electrical specifications <ul style="list-style-type: none"> <li>Removed Uncalibrated 'Condition' for Fosc</li> <li>Updated 'Min' and 'Max' of Calibrated Fosc</li> <li>Updated 'Temperature dependence' and 'Supply dependence'</li> </ul> </li> <li>In table: PLL electrical specifications <ul style="list-style-type: none"> <li>Removed Input Clock Low Level, Input Clock High Level, Power consumption, Regulator Maximum Output Current, Analog Supply, Digital Supply (VDD_LV), Modulation Depth (Down Spread), PLL reset assertion time, and Power Consumption</li> <li>Removed 'Typ' value of Duty Cycle at pllckout</li> <li>Removed 'Min' from calibration mode of Lock Time</li> </ul> </li> <li>In table: Jitter calculation <ul style="list-style-type: none"> <li>Added 1 Sigma Random Jitter value for Long term jitter</li> </ul> </li> </ul> </li> </ul>
		<ul style="list-style-type: none"> <li>In section Flash read wait state and address pipeline control settings <ul style="list-style-type: none"> <li>Revised table: Flash Read Wait State and Address Pipeline Control</li> </ul> </li> <li>Removed section: On-chip peripherals</li> <li>Added section: 'Reset sequence'</li> </ul>
Rev4	Feb 10 2017	<ul style="list-style-type: none"> <li>Added VDD_HV_BALLAST footnote in <a href="#">Voltage regulator electrical characteristics</a></li> <li>Added Note to clarify In-Rush current and pin capacitance in <a href="#">Voltage regulator electrical characteristics</a></li> <li>Updated SIUL2_MSCRn[SRC 1:0]=11 @25pF max value; SIUL2_MSCRn[SRC 1:0]=11 @50pF min value; SIUL2_MSCRn[SRC 1:0]=10 @25pF min and max values in <a href="#">AC specifications @ 3.3 V Range</a></li> </ul>

Table continues on the next page...

Table 56. Revision History (continued)

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> <li>• Updated VIH min and VIL max values in <a href="#">Main oscillator electrical characteristics</a></li> <li>• Replaced ipp_sre[1:0] by SIUL2_MSCRn[SRC 1:0] in <a href="#">AC specifications @ 3.3 V Range, DC electrical specifications @ 3.3V Range</a></li> <li>• Functional reset sequence short, unsecure boot corrected <a href="#">Reset sequence duration</a></li> <li>• Added NVM memory map and RAM memory map <a href="#">Family comparison</a></li> <li>• Added BAF execution duration section <a href="#">BAF execution duration</a></li> <li>• Supply names (VDD_LV, VSS_LV replace dvss, avss, dvdd, avdd) corrected in Jitter calculation table <a href="#">PLL electrical specifications</a></li> <li>• Updated Ordering information: Fab and Mask version indicator</li> <li>• Updated tpsus typical and max values <a href="#">Flash memory AC timing specifications</a></li> <li>• Added Notes on IBIS models use in AC specifications @3.3 V Range <a href="#">AC specifications @ 3.3 V Range</a></li> <li>• Updated Vol value in DC electrical specifications @ 3.3V Range <a href="#">DC electrical specifications @ 3.3V Range</a></li> <li>• Added Notes on IBIS models in Functional Pad AC Specifications @ 5 V Range <a href="#">AC specifications @ 5 V Range</a></li> <li>• Updated Vol values in DC electrical specifications @5V Range <a href="#">DC electrical specifications @ 5 V Range</a></li> <li>• Updated IDD Current values <a href="#">Supply current characteristics</a></li> <li>• Updated STANDBY current consumption with FIRC ON <a href="#">Supply current characteristics</a></li> <li>• Thermal numbers update for 256MAPBGA <a href="#">Thermal attributes</a></li> <li>• POR_HV Trim values removed <a href="#">Voltage monitor electrical characteristics</a></li> <li>• ADC analog pad leakage for 105 C added <a href="#">ADC electrical specifications</a></li> <li>• IDD STANDBY0, 1, 2 and 3 added <a href="#">Supply current characteristics</a></li> </ul>
Rev5	July 31 2017	<ul style="list-style-type: none"> <li>• Updated Standby2 value to 125 C in <a href="#">Standby current consumption characteristics</a></li> <li>• Corrected typo in Note from "case" to "cause" <a href="#">Voltage regulator electrical characteristics</a></li> <li>• Updated propagation delay from 14 to 21 in <a href="#">ACMP electrical specifications</a></li> </ul>

**How to Reach Us:****Home Page:**[nxp.com](http://nxp.com)**Web Support:**[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and  $\mu$ Vision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2013–2017 NXP B.V.

Document Number MPC5748G  
Revision 5, 07/2017

