

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	e200z2, e200z4, e200z4
Core Size	32-Bit Tri-Core
Speed	80MHz/160MHz
Connectivity	CANbus, Ethernet, I ² C, LINbus, SAI, SPI, USB, USB OTG
Peripherals	DMA, LVD, POR, WDT
Number of I/O	129
Program Memory Size	6MB (6M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 80x10b, 64x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP Exposed Pad
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5748gk1mku6

NOTE

All optional features (Flash memory, RAM, Peripherals) start with lowest peripheral number (for example: STM_0) or memory address and end at the highest available peripheral number or memory address (for example: MPC574xC have 2 STM, ending with STM_1).

Table 1. MPC5748G Family Comparison1

Feature	MPC5747C	MPC5748C	MPC5746G	MPC5747G	MPC5748G
CPUs	e200z4	e200z4	e200z4	e200z4	e200z4
	e200z2	e200z2	e200z4	e200z4	e200z4
			e200z2	e200z2	e200z2
FPU	e200z4	e200z4	e200z4	e200z4	e200z4
			e200z4	e200z4	e200z4
Maximum	160MHz (z4)	160MHz (z4)	160MHz (z4)	160MHz (z4)	160MHz (z4)
Operating Frequency ²	80MHz (z2)	80MHz (z2)	160MHz (z4)	160MHz (z4)	160MHz (z4)
requeriey			80MHz (z2)	80MHz (z2)	80MHz (z2)
Flash memory	4 MB	6 MB	3 MB	4 MB	6 MB
EEPROM support	32 KB to 128	KB emulated	32	KB to 192 KB emula	ted
RAM	512 KB		768	КВ	
ECC			End to End		
SMPU	24 €	entry		32 entry	
DMA			32 channels		
10-bit ADC			48 Standard channels	3	
			32 External channels		
12-bit ADC			16 Precision channels	3	
			16 Standard channels	3	
			32 External channels		
AnalogComparator			3		
BCTU			1		
SWT	2	2		4 ³	
STM	2	2		3	
PIT-RTI			16 channels PIT		
			1 channels RTI		
RTC/API			Yes		
Total Timer I/O ⁴			96 channels		
			16-bits		
LINFlexD	1 M/S	, 15 M		1 M/S, 17 M	
FlexCAN		8 wit	h optional CAN FD su	pport	
DSPI/SPI			4 x DSPI		
			6 x SPI		

Table continues on the next page...

Family comparison

Table 1. MPC5748G Family Comparison1 (continued)

Feature	MPC5747C	MPC5748C	MPC5746G	MPC5747G	MPC5748G				
I ² C			4		•				
SAI/I ² S			3						
FXOSC		8 - 40 MHz							
SXOSC		32 KHz							
FIRC			16 MHz						
SIRC			128 KHz						
FMPLL			Yes						
LPU			Yes						
FlexRay 2.1 (dual channel)			Yes, 128 MB						
MLB150	C)		1					
USB 2.0 SPH	C)		1					
USB 2.0 OTG	C)		1					
SDHC			1						
Ethernet (RMII, MII + 1588, Muti queue AVB support)			Up to 2						
3 Port L2 Ethernet Switch			Optional						
CRC			1						
MEMU			2						
STCU			1						
HSM-v2 (security)			Optional						
Censorship			Yes						
FCCU			1						
Safety level		Specifi	c functions ASIL-B ce	rtifiable					
User MBIST			Yes						
User LBIST			Yes						
I/O Retention in Standby			Yes						
GPIO ⁵		Up to 2	264 GPI and up to 246	6 GPIO					
Debug			JTAGC,						
			cJTAG						
Nexus			Z4 N3+						
			Z2 N3+						
Packages			176 LQFP-EP						
			256 BGA, 324 BGA						


^{1.} Feature set dependent on selected peripheral multiplexing, table shows example. Peripheral availability is package dependent.

^{2.} Based on 125°C ambient operating temperature and subject to full device characterisation.

^{3.} Additional SWT included when HSM option selected

^{4.} Refer device datasheet and reference manual for information on to timer channel configuration and functions.

3.2 Ordering Information



4 General

4.1 Absolute maximum ratings

NOTE

Functional operating conditions appear in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maximum values is not guaranteed. See footnotes in Table 5 for specific conditions

General




Figure 2. Voltage regulator capacitance connection

Table 8. Voltage regulator electrical specifications

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
C _{fp_reg} 1	External decoupling / stability capacitor	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1.32	2.2 ²	3	μF
	Combined ESR of external capacitor	_	0.001	_	0.03	Ohm
C _{lp/ulp_reg}	External decoupling / stability capacitor for internal low power regulators	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	0.8	1	1.4	μF
	Combined ESR of external capacitor	_	0.001	_	0.1	Ohm
C _{be_fpreg} ³	Capacitor in parallel to base-	BCP68 and BCP56		3.3		nF
	emitter	MJD31		4.7		
C _{flash_reg} ⁴	External decoupling / stability capacitor for internal Flash regulators	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1.32	2.2	3	μF
	Combined ESR of external capacitor	_	0.001	_	0.03	Ohm

Table continues on the next page...

Table 15. DC electrical specifications @ 3.3V Range (continued)

Symbol	Parameter	Value		Unit
		Min	Max	
	Output Low Voltage ⁸		0.1 *VDD_HV_x	
loh_f	Full drive loh ⁹ (SIUL2_MSCRn[SRC 1:0]= 11)	18	70	mA
lol_f	Full drive Iol ⁹ (SIUL2_MSCRn[SRC 1:0]= 11)	21	120	mA
loh_h	Half drive Ioh ⁹ (SIUL2_MSCRn[SRC 1:0]= 10)	9	35	mA
lol_h	Half drive Iol ⁹ (SIUL2_MSCRn[SRC 1:0]= 10)	10.5	60	mA

- 1. Max power supply ramp rate is 500 V / ms
- 2. Measured when pad=0.69*VDD_HV_x
- 3. Measured when pad=0.49*VDD_HV_x
- 4. Measured when pad = 0 V
- 5. Measured when pad = VDD_HV_x
- 6. Measured when pad is sourcing 2 mA
- 7. Measured when pad is sinking 2 mA
- 8. Measured when pad is sinking 1.5 mA
- 9. Ioh/lol is derived from spice simulations. These values are NOT guaranteed by test.

5.3 AC specifications @ 5 V Range

Table 16. Functional Pad AC Specifications @ 5 V Range

Symbol	Prop. Delay (ns) ¹		Rise/Fal	l Edge (ns)	Drive Load (pF)	SIUL2_MSCRn[SRC 1:0]
	L>H/H>L					
	Min	Max	Min	Max] [MSB,LSB
pad_sr_hv		4.5/4.5		1.3/1.2	25	11
(output)		6/6		2.5/2	50	
(output)		13/13		9/9	200	
		5.25/5.25		3/2	25	10
		9/8		5/4	50	
		22/22		18/16	200	
		27/27		13/13	50	01 ²
		40/40		24/24	200	
		40/40		24/24	50	00 ²
		65/65		40/40	200	
pad_i_hv/ pad_sr_hv		1.5/1.5		0.5/0.5	0.5	NA
(input)						

^{1.} As measured from 50% of core side input to Voh/Vol of the output

^{2.} Slew rate control modes

NOTE

The above specification is based on simulation data into an ideal lumped capacitor. Customer should use IBIS models for their specific board/loading conditions to simulate the expected signal integrity and edge rates of their system.

NOTE

The above specification is measured between 20% / 80%.

5.4 DC electrical specifications @ 5 V Range

Table 17. DC electrical specifications @ 5 V Range

Symbol	Parameter	Va	lue	Unit	
		Min	Max		
VDD_LV	LV (core) Supply Voltage	1.08	1.32	V	
VDD_HV_x ¹	I/O Supply Voltage	4.5	5.5	V	
Vih (pad_i_hv)	pad_i_hv Input Buffer High Voltage	0.7*VDD_HV_x	VDD_HV_x + 0.3	V	
Vil (pad_i_hv)	pad_i_hv Input Buffer Low Voltage	VSS_LV- 0.3	0.45*VDD_HV_ x	V	
Vhys (pad_i_hv)	pad_i_hv Input Buffer Hysteresis	0.09*VDD_HV_ x		V	
Vih	CMOS Input Buffer High Voltage (with hysteresis disabled)	0.55 * VDD_HV_x	VDD_HV_x + 0.3	V	
Vil	CMOS Input Buffer Low Voltage (with hysteresis disabled)	VSS_LV - 0.3	0.4 * VDD_HV_x	V	
Vhys	CMOS Input Buffer Hysteresis	0.09 * VDD_HV_x		V	
Vih_hys	CMOS Input Buffer High Voltage (with hysteresis enabled)	0.65* VDD_HV_x	VDD_HV_x + 0.3	V	
Vil_hys	CMOS Input Buffer Low Voltage (with hysteresis enabled)	VSS_LV - 0.3	0.35*VDD_HV_ x	V	
Pull_IIH (pad_i_hv)	Weak Pullup Current Low	23		μA	
Pull_IIH (pad_i_hv)	Weak Pullup Current High		82	μA	
Pull_IIL (pad_i_hv)	Weak Pulldown Current ³ Low	40		μA	
Pull_IIL (pad_i_hv)	Weak Pulldown Current ² High		130	μA	
Pull_loh	Weak Pullup Current ⁴	30	80	μΑ	
Pull_lol	Weak Pulldown Current ⁵	30	80	μΑ	
linact_d	Digital Pad Input Leakage Current (weak pull inactive)	-2.5	2.5	μΑ	
Voh	Output High Voltage ⁶	0.8 * VDD_HV_x	_	V	
Vol	Output Low Voltage ⁷ Output Low Voltage ⁸	_	0.2 * VDD_HV_x 0.1*VDD_HV_x	V	

Table continues on the next page...

MPC5748G Microcontroller Data Sheet, Rev. 5, 07/2017




Figure 5. ADC characteristics and error definitions

Table 20. ADC conversion characteristics (for 12-bit) (continued)

Symbol	Parameter	Conditions	Min	Typ ¹	Max	Unit
R _{AD} ⁶	Internal resistance of analog source	_	_	_	825	Ω
INL	Integral non-linearity (precise channel)	_	-2	_	2	LSB
INL	Integral non-linearity (standard channel)	_	-3	_	3	LSB
DNL	Differential non-linearity	_	-1	_	1	LSB
OFS	Offset error	_	-6	_	6	LSB
GNE	Gain error	_	-4	_	4	LSB
ADC Analog Pad	Max leakage (precision channel)	150 °C	_	_	250	nA
(pad going to one ADC)	Max leakage (standard channel)	150 °C	_	_	2500	nA
7.00)	Max leakage (standard channel)	105 °C _{TA}	_	5	250	nA
	Max positive/negative injection		-5	_	5	mA
TUE _{precision channels}	Total unadjusted error for precision	Without current injection	-6	+/-4	6	LSB
	channels	With current injection		+/-5		LSB
TUE _{standard/extended}	Total unadjusted error for standard/	Without current injection	-8	+/-6	8	LSB
channels	extended channels	With current injection ⁷		+/-8		LSB
t _{recovery}	STOP mode to Run mode recovery time				< 1	μs

- 1. Active ADC input, VinA < [min(ADC_VrefH, ADC_ADV, VDD_HV_IOx)]. VDD_HV_IOx refers to I/O segment supply voltage. Violation of this condition would lead to degradation of ADC performance. Please refer to Table: 'Absolute maximum ratings' to avoid damage. Refer to Table: 'Recommended operating conditions (VDD_HV_x = 3.3 V)' for required relation between IO_supply_A,B,C and ADC_Supply.
- 2. The internally generated clock (known as AD_clk or ADCK) could be same as the peripheral clock or half of the peripheral clock based on register configuration in the ADC.
- 3. During the sample time the input capacitance C_S can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_{sample}. After the end of the sample time t_{sample}, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_{sample} depend on programming.
- 4. This parameter does not include the sample time t_{sample}, but only the time for determining the digital result and the time to load the result register with the conversion result.
- 5. Apart from tsample and tconv, few cycles are used up in ADC digital interface and hence the overall throughput from the ADC is lower.
- 6. See Figure 2.
- 7. Current injection condition for ADC channels is defined for an inactive ADC channel (on which conversion is NOT being performed), and this occurs when voltage on the ADC pin exceeds the I/O supply or ground. However, absolute maximum voltage spec on pad input (VINA, see Table: Absolute maximum ratings) must be honored to meet TUE spec quoted here

Table 21. ADC conversion characteristics (for 10-bit)

Symbol	Parameter	Conditions	Min	Typ ¹	Max	Unit
f _{CK}	ADC Clock frequency (depends on ADC configuration) (The duty cycle depends on AD_CK ² frequency.)		15.2	80	80	MHz
f _s	Sampling frequency	_	_		1.00	MHz
t _{sample}	Sample time ³	80 MHz@ 100 ohm source impedance	275	ı	ı	ns

Table continues on the next page...

MPC5748G Microcontroller Data Sheet, Rev. 5, 07/2017


6.3.3 Flash memory module life specifications

Table 32. Flash memory module life specifications

Symbol	Characteristic	Conditions	Min	Typical	Units
Array P/E cycles	Number of program/erase cycles per block for 16 KB, 32 KB and 64 KB blocks.	_	250,000	_	P/E cycles
	Number of program/erase cycles per block for 256 KB blocks.	_	1,000	250,000	P/E cycles
Data retention	Minimum data retention.	Blocks with 0 - 1,000 P/E cycles.	50	_	Years
		Blocks with 100,000 P/E cycles.	20	_	Years
		Blocks with 250,000 P/E cycles.	10	_	Years

6.3.4 Data retention vs program/erase cycles

Graphically, Data Retention versus Program/Erase Cycles can be represented by the following figure. The spec window represents qualified limits. The extrapolated dotted line demonstrates technology capability, however is beyond the qualification limits.



6.3.6 Flash read wait state and address pipeline control settings

The following table describes the recommended RWSC and APC settings at various operating frequencies based on specified intrinsic flash access times of the flash module controller array at 125 °C.

Table 34. Flash Read Wait State and Address Pipeline Control Combinations

Flash frequency	RWSC setting	APC setting
0 MHz < fFlash <= 33 MHz	0	0
33 MHz < fFlash <= 100 MHz	2	1
100 MHz < fFlash <= 133 MHz	3	1
133 MHz < fFlash <= 160 MHz	4	1

6.4 Communication interfaces

6.4.1 DSPI timing

Table 35. DSPI electrical specifications

No	Symbol	Parameter	Conditions	High Spe	High Speed Mode		ed mode	Unit
				Min	Max	Min	Max	1
1	t _{SCK}	DSPI cycle	Master (MTFE = 0)	25	_	50	_	ns
		time	Slave (MTFE = 0)	40	_	60	_	
2	t _{CSC}	PCS to SCK delay	_	16	_	_	_	ns
3	t _{ASC}	After SCK delay		16		_	_	ns
4	t _{SDC}	SCK duty cycle	_	t _{SCK} /2 - 10	t _{SCK} /2 + 10	_	_	ns
5	t _A	Slave access time	SS active to SOUT valid	_	40	_	_	ns
6	t _{DIS}	Slave SOUT disable time	SS inactive to SOUT High-Z or invalid	_	10	_	_	ns
7	t _{PCSC}	PCSx to PCSS time	_	13	_	_	_	ns
8	t _{PASC}	PCSS to PCSx time	_	13	_	_	_	ns
9	t _{SUI}	Data setup	Master (MTFE = 0)	NA	_	20	_	ns
		time for inputs	Slave	2	_	2	_	
		"iiputo	Master (MTFE = 1, CPHA = 0)	15	_	81	_	

Table continues on the next page...

Table 35. DSPI electrical specifications (continued)

No	Symbol	Parameter	Conditions	High Spe	eed Mode	low Spe	ed mode	Unit		
				Min	Max	Min	Max			
			Master (MTFE = 1, CPHA = 1)	15	_	20	_			
10	t _{HI}	Data hold	Master (MTFE = 0)	NA	_	- 5	_	ns		
		time for inputs	Slave	4	_	4	_			
		Inputs	Master (MTFE = 1, CPHA = 0)	0	_	11 ¹	_			
			Master (MTFE = 1, CPHA = 1)	0	_	-5	_			
11	t _{SUO}	t _{SUO} Data valid (after SCK edge)	Master (MTFE = 0)	_	NA	_	4	ns		
			Slave	_	15	_	23	7		
				euge)	Master (MTFE = 1, CPHA = 0)	_	4	_	16 ¹	
			Master (MTFE = 1, CPHA = 1)	_	4	_	4			
12	t _{HO}	Data hold time for outputs	Master (MTFE = 0)	NA	_	-2	_	ns		
			Slave	4	_	6	_			
			Master (MTFE = 1, CPHA = 0)	-2	_	10 ¹	_			
			Master (MTFE = 1, CPHA = 1)	-2	_	-2	_			

1. SMPL_PTR should be set to 1

NOTE

Restriction For High Speed modes

- DSPI2, DSPI3, SPI1 and SPI2 will support 40MHz Master mode SCK
- DSPI2, DSPI3, SPI1 and SPI2 will support 25MHz Slave SCK frequency
- Only one {SIN,SOUT and SCK} group per DSPI/SPI will support high frequency mode
- For Master mode MTFE will be 1 for high speed mode
- For high speed slaves, their master have to be in MTFE=1 mode or should be able to support 15ns tSUO delay

NOTE

For numbers shown in the following figures, see Table 35

MPC5748G Microcontroller Data Sheet, Rev. 5, 07/2017

6.4.4 Ethernet switching specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

6.4.4.1 MII signal switching specifications

The following timing specs meet the requirements for MII style interfaces for a range of transceiver devices.

NOTE

ENET0 supports the following xMII interfaces: MII, MII_Lite and RMII. ENET1 supports the following xMII interfaces: MII_Lite.

NOTE

It is only possible to use ENET0 and ENET1 simultaneously when both are configured for MII_Lite.

NOTE

In certain pinout configurations ENET1 MII-Lite signals can be across multiple VDD_HV_A/B/C domains. If these configuration are used, VDD_HV IO domains need to be at the same voltage (for example: 3.3V)

Table 42. MII signal switching specifications

Symbol	Description	Min.	Max.	Unit
_	RXCLK frequency	_	25	MHz
MII1	RXCLK pulse width high	35%	65%	RXCLK
				period
MII2	RXCLK pulse width low	35%	65%	RXCLK
				period
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5	_	ns
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5	_	ns
_	TXCLK frequency	_	25	MHz
MII5	TXCLK pulse width high	35%	65%	TXCLK
				period
MII6	TXCLK pulse width low	35%	65%	TXCLK
				period
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	2	_	ns
MII8	TXCLK to TXD[3:0], TXEN, TXER valid	_	25	ns

MediaLB (MLB) electrical specifications

Ground = 0.0 V; Load Capacitance = 60 pF, input transition= 1 ns; MediaLB speed = 256/512 Fs; Fs = 48 kHz; all timing parameters specified from the valid voltage threshold as listed below; unless otherwise noted.

Table 45. MLB 3-Pin 256/512 Fs Timing Parameters

Parameter	Symbol	Min	Max	Unit	Comment
MLBCLK operating frequency	f _{mck}	11.264	25.6	MHz	256xFs at 44.0 kHz, 512xFs at 50.0 kHz
MLBCLK rise time	t _{mck} r		3	ns	V _{IL to V_{IH}}
MLBCLK fall time	t _{mck} f		3	ns	V _{IH to V_{IL}}
MLBCLK low time ¹	t _{mck} l	30	_	ns	256xFs
		14			512xFs
MLBCLK high time	t _{mck} h	30	_	ns	256xFs
		14			512xFs
MLBSIG/MLBDAT receiver input setup to MLBCLK falling	t _{dsmcf}	1	_	ns	_
MLBSIG/MLBDAT receiver input hold from MLBCLK low	t _{dhmcf}	t _{mcfdz}	_	ns	_
MLBSIG/MLBDAT output valid from MLBCLK low	t _{mcfdz}	0	t _{mck} l	ns	2
Bus output hold from MLBCLK low	t _{mdzh}	4	_	ns	2

^{1.} MLBCLK low/high time includes the pluse width variation.

Ground = 0.0 V; Load Capacitance = 40 pF, input transition= 1 ns; MediaLB speed = 1024 Fs; Fs = 48 kHz; all timing parameters specified from the valid voltage threshold as listed below; unless otherwise noted.

Table 46. MLB 3-Pin 1024 Fs Timing Parameters

Parameter	Symbol	Min	Max	Unit	Comment
MLBCLK Operating Frequency ¹	f _{mck}	45.056	-	MHz	1024 x fs at 44.0 kHz
		-	51.2	MHz	1024 x fs at 50.0 kHz
MLBCLK rise time	f _{mckr}		1	ns	V _{IL to} V _{IH}
MLBCLK fall time	f _{mckf}		1	ns	V _{IH to} V _{IL}
MLBCLK low time	t _{mckl}	6.1	_	ns	2
MLBCLK high time	t _{mckh}	9.3	_	ns	2
MLBSIG/MLBDAT receiver input setup to MLBCLK falling	t _{dsmcf}	1	_	ns	
MLBSIG/MLBDAT receiver input hold from MLBCLK low	t _{dhmcf}	t _{mcfdz}	_	ns	
MLBSIG/MLBDAT output valid from MLBCLK low	t _{mcfdz}	0	t _{mckl}	ns	3
Bus Hold from MLBCLK low	t _{mdzh}	2	_	ns	3

^{2.} The MediaLB driver can release the MLBDAT/MLBSIG line as soon as MLBCLK is low; however, the logic state of the final driven bit on the line must remain on the bus for tmdzh. Therefore, coupling must be minimized while meeting the maximum load capacitance listed.

Debug specifications




Figure 27. Slave mode SAI Timing

6.5 Debug specifications

6.5.1 JTAG interface timing

Table 50. JTAG pin AC electrical characteristics ¹

#	Symbol	Characteristic	Min	Max	Unit
1	t _{JCYC}	TCK Cycle Time ²	62.5	_	ns
2	t _{JDC}	TCK Clock Pulse Width	40	60	%
3	t _{TCKRISE}	TCK Rise and Fall Times (40% - 70%)	_	3	ns
4	t _{TMSS} , t _{TDIS}	TMS, TDI Data Setup Time	5	_	ns
5	t _{TMSH} , t _{TDIH}	TMS, TDI Data Hold Time	5	_	ns
6	t _{TDOV}	TCK Low to TDO Data Valid	_	20 ³	ns
7	t _{TDOI}	TCK Low to TDO Data Invalid	0	_	ns
8	t _{TDOHZ}	TCK Low to TDO High Impedance	_	15	ns
11	t _{BSDV}	TCK Falling Edge to Output Valid	_	600 ⁴	ns
12	t _{BSDVZ}	TCK Falling Edge to Output Valid out of High Impedance	_	600	ns
13	t _{BSDHZ}	TCK Falling Edge to Output High Impedance	_	600	ns
14	t _{BSDST}	Boundary Scan Input Valid to TCK Rising Edge	15	_	ns
15	t _{BSDHT}	TCK Rising Edge to Boundary Scan Input Invalid	15	_	ns

- 1. These specifications apply to JTAG boundary scan only.
- 2. This timing applies to TDI, TDO, TMS pins, however, actual frequency is limited by pad type for EXTEST instructions. Refer to pad specification for allowed transition frequency
- 3. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.
- 4. Applies to all pins, limited by pad slew rate. Refer to IO delay and transition specification and add 20 ns for JTAG delay.

Thermal attributes

Board type	Symbol	Description	176LQFP	Unit	Notes
_	$\Psi_{ m JT}$	Thermal characterization parameter, junction to package top	0.2	°C/W	7

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal resistance between the die and the solder pad on the bottom of the package based on simulation without any interface resistance.
- 7. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

Board type	Symbol	Description	324 MAPBGA	Unit	Notes
Single- layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	25.5	°C/W	1, 2
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	19.0	°C/W	1,23
Single- layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	18.1	°C/W	1, 3
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	14.8	°C/W	1,3
_	$R_{\theta JB}$	Thermal resistance, junction to board	10.4	°C/W	4
_	$R_{\theta JC}$	Thermal resistance, junction to case	8.4	°C/W	5
_	$\Psi_{ m JT}$	Thermal characterization parameter, junction to package top natural convection)	0.45	°C/W	6
_	Ψ_{JB}	Thermal characterization parameter, junction to package top natural convection)	2.65	°C/W	7

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.,
- 2. Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
- 3. Per JEDEC JESD51-6 with the board horizontal
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.
- 7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

10.2 BAF execution duration

Following table specifies the typical BAF execution time in case BAF boot header is present at first location (Typical) and last location (worst case). Total Boot time is the sum of reset sequence duration and BAF execution time.

BAF execution Min Unit Typ Max duration BAF execution time 200 us (boot header at first location) 320 BAF execution time μs (boot header at last location)

Table 55. BAF execution duration

10.3 Reset sequence description

The figures in this section show the internal states of the device during the five different reset sequences. The dotted lines in the figures indicate the starting point and the end point for which the duration is specified in Table 54.

With the beginning of DRUN mode, the first instruction is fetched and executed. At this point, application execution starts and the internal reset sequence is finished.

The following figures show the internal states of the device during the execution of the reset sequence and the possible states of the RESET_B signal pin.

NOTE

RESET_B is a bidirectional pin. The voltage level on this pin can either be driven low by an external reset generator or by the device internal reset circuitry. A high level on this pin can only be generated by an external pullup resistor which is strong enough to overdrive the weak internal pulldown resistor. The rising edge on RESET_B in the following figures indicates the time when the device stops driving it low. The reset sequence durations given in Table 54 are applicable only if the internal reset sequence is not prolonged by an external reset generator keeping RESET_B asserted low beyond the last Phase3.

Table 56. Revision History (continued)

Rev. No.	Date	Substantial Changes
		 Revised Electromagnetic Interference (EMI) characteristics section Revised DC electrical specifications @ 3.3V Range table for naming convections. Revised DC electrical specifications @ 5 V Range table for naming conventions Deleted MLB 6-pin Electrical Specifications Removed PORST characteristics from Functional reset pad electrical characteristics table Added section PORST electrical characteristics Revised Input impedance and ADC accuracy section to remove SNR, THD, SINAD, ENOB, Revised 32 kHz oscillator electrical specifications table to remove 'Vpp' row. Updated 16 MHz RC Oscillator electrical specifications table for statuptime, cycle to cycle jitter, and lonf term jitter Updated 128 KHz Internal RC oscillator electrical specifications table. Updated PLL electrical specifications table Added Jitter Calculation table Added Percentage of Sample exceeding specified value of jitter table
		Revised Memory interfaces section Revised Communication interfaces section Updated note Added Continuous SCK timing table Added DSPI high speed mode I/Os table Updated input transition value in section MLB 3-pin interface electrical specifications Deleted MLB 6-pin interface DC characteristics section Deleted MLB 6-pin interface AC characteristics section Updated JTAG pin AC electrical characteristics table Revised table under Thermal attributes section Updated Obtaining package dimensions section for Freescale Document numbers
3	12 May 2015	 Editorial updates throughout the sections Renamed '176 LQFP' package to '176 LQFP-EP' Added following sections: Block diagram Family comparison Ordering Information In table: Absolute maximum ratings as follows: Removed row for symbol: 'V_{SS_HV}' Added symbol: 'V_{DD_LV}' Updated 'Max' column for symbol 'V_{INA}' Added footnote to 'Conditions' column Removed footnote from 'Max' column In section: Recommended operating conditions Added opening text: "The following table describes the operating conditions " Added note: "V_{DD_HV_A}, V_{DD_HV_B} and V_{DD_HV_C} are all " In table: Recommended operating conditions (V_{DD_HV_X} = 3.3 V) Added footnote to 'Conditions' cloumn Updated footnote for 'Min' column Removed footnote from symbols 'V_{DD_HV_A}', 'V_{DD_HV_B}', and 'V_{DD_HV_C}' Removed row for symbol: 'V_{SS_HV}' Updated 'Parameter' column for symbol 'V_{DD_HV_FLA}', 'V_{DD_HV_ADC1}', 'V_{DD_LV}' Updated 'Min' column for symbol 'V_{DD_HV_ADC0}' and 'V_{DD_HV_ADC1}' Updated 'Parameter' 'Min' 'Max' column for symbol 'V_{SS_HV_ADC0}' and 'V_{SS_HV_ADC1}' Added footnote to symbol 'V_{DD_LV}' Added footnote to symbol 'V_{DD_LV}' Removed footnote from symbol 'V_{IN1_CMP_REF}'

Table continues on the next page...

Table 56. Revision History (continued)

Rev. No.	Date	Substantial Changes
		 In table: Functional Pad AC Specifications @ 3.3 V Range Updated values for symbol 'pad_sr_hv (output)' In table: DC electrical specifications @ 3.3V Range Updtaed values for VDD_HV_x, Vih, Vhys Added Vih (pad_i_hv), Vil (pad_i_hv), Vhys (pad_i_hv), Vih_hys, Vil_hys In table: Functional Pad AC Specifications @ 5 V Range Updated values for symbol 'pad_sr_hv (output)' In table DC electrical specifications @ 5 V Range Added Vih (pad_i_hv), Vil (pad_i_hv), Vhys (pad_i_hv), Vih_hys, Vil_hys
		 In section: PORST electrical specifications In table: PORST electrical specifications Updated 'Min' value for W_{NFPORST} Corrected 'Unit' for V_{IH} and V_{IL}
		 In section: Peripheral operating requirements and behaviours Revised table: ADC conversion characteristics (for 12-bit) and ADC conversion characteristics (for 10-bit)
		In section: Analogue Comparator (CMP) electrical specifications In table: Comparator and 6-bit DAC electrical specifications Updated 'Max' value of I _{DDLS} Updated 'Min' and 'Max' for V _{AIO} and DNL Updated 'Descripton' 'Min' 'Max' od V _H Updated row for tDHS Added row for tDLS Removed row for VCMPOh and VCMPOI
		 In section: Clocks and PLL interfaces modules Revised table: Main oscillator electrical characteristics In table: 16 MHz RC Oscillator electrical specifications Updated 'Max' of Tstartup In table: 128 KHz Internal RC oscillator electrical specifications Removed Uncaliberated 'Condition' for Fosc Updated 'Min' and 'Max' of Caliberated Fosc Updated 'Temperature dependence' and 'Supply dependence' In table: PLL electrical specifications Removed Input Clock Low Level, Input Clock High Level, Power consumption, Regulator Maximum Output Current, Analog Supply, Digital Supply (VDD_LV), Modulation Depth (Down Spread), PLL reset assertion time, and Power Consumption Removed 'Typ' value of Duty Cycle at pllclkout Removed 'Min' from calibration mode of Lock Time In table: Jitter calculation Added 1 Sigma Random Jitter value for Long term jitter
		In section Flash read wait state and address pipeline control settings Revised table: Flash Read Wait State and Address Pipeline Control Removed section: On-chip peripherals Added section: 'Reset sequence'
Rev4	Feb 10 2017	 Added VDD_HV_BALLAST footnote in Voltage regulator electrical characteristics Added Note to clarify In-Rush current and pin capacitance in Voltage regulator electrical characteristics Updated SIUL2_MSCRn[SRC 1:0]=11@25pF max value; SIUL2_MSCRn[SRC 1:0]=11@50pF min value; SIUL2_MSCRn[SRC 1:0]=10@25pF min and max values in AC specifications @ 3.3 V Range

Table continues on the next page...

MPC5748G Microcontroller Data Sheet, Rev. 5, 07/2017

Table 56. Revision History (continued)

Rev. No.	Date	Substantial Changes
		 Updated VIH min and VIL max values in Main oscillator electrical characteristics Replaced ipp_sre[1:0] by SIUL2_MSCRn[SRC 1:0] in AC specifications @ 3.3 V Range, DC electrical specifications @ 3.3V Range Functional reset sequence short, unsecure boot corrected Reset sequence duration Added NVM memory map and RAM memory map Family comparison Added BAF execution duration section BAF execution duration Supply names (VDD_LV, VSS_LV replace dvss, avss, dvdd, avdd) corrected in Jitter calculation table PLL electrical specifications Updated Ordering information: Fab and Mask version indicator Updated tpsus typical and max values Flash memory AC timing specifications Added Notes on IBIS models use in AC specifications @ 3.3 V Range AC specifications @ 3.3 V Range Updated Vol value in DC electrical specifications @ 3.3V Range DC electrical specifications @ 3.3V Range Added Notes on IBIS models in Functional Pad AC Specifications @ 5 V Range AC specifications @ 5 V Range Updated Vol values in DC electrical specifications @ 5V Range DC electrical specifications @ 5 V Range Updated IDD Current values Supply current characteristics Updated STANDBY current consumption with FIRC ON Supply current characteristics Thermal numbers update for 256MAPBGA Thermal attributes POR_HV Trim values removed Voltage monitor electrical characteristics ADC analog pad leakage for 105 C added ADC electrical specifications IDD STANDBYO, 1, 2 and 3 added Supply current characteristics
Rev5	July 31 2017	 Updated Standby2 value to 125 C in Standby current consumption characteristics Corrected typo in Note from "case" to "cause" Voltage regulator electrical characteristics Updated propagation delay from 14 to 21 in ACMP electrical specifications

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and µVision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2013-2017 NXP B.V.

Document Number MPC5748G Revision 5, 07/2017



