

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z2, e200z4, e200z4
Core Size	32-Bit Tri-Core
Speed	80MHz/160MHz
Connectivity	CANbus, Ethernet, I ² C, LINbus, SAI, SPI, USB, USB OTG
Peripherals	DMA, LVD, POR, WDT
Number of I/O	129
Program Memory Size	6MB (6M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 80x10b, 64x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP Exposed Pad
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5748gk1mku6r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Timer
 - 16 Periodic Interrupt Timers (PITs)
 - Three System Timer Module (STM)
 - Four Software WatchDog Timers (SWT)
 - 96 Configurable Enhanced Modular Input Output Subsystem (eMIOS) channels
- Device/board boundary Scan testing supported with per Joint Test Action Group (JTAG) of IEEE (IEEE 1149.1) and 1149.7 (cJTAG)
- Security
 - Hardware Security Module (HSMv2)
 - Password and Device Security (PASS and TDM) supporting advanced censorship and life-cycle management
 - One Fault Collection and Control Unit (FCCU) to collect faults and issue interrupts
- Functional Safety
 - ISO26262 ASIL compliance
- Multiple operating modes
 - Includes enhanced low power operation

NOTE

All optional features (Flash memory, RAM, Peripherals) start with lowest peripheral number (for example: STM_0) or memory address and end at the highest available peripheral number or memory address (for example: MPC574xC have 2 STM, ending with STM_1).

Feature	MPC5747C	MPC5748C	MPC5746G	MPC5747G	MPC5748G
CPUs	e200z4	e200z4	e200z4	e200z4	e200z4
	e200z2	e200z2	e200z4	e200z4	e200z4
			e200z2	e200z2	e200z2
FPU	e200z4	e200z4	e200z4	e200z4	e200z4
			e200z4	e200z4	e200z4
Maximum	160MHz (z4)	160MHz (z4)	160MHz (z4)	160MHz (z4)	160MHz (z4)
Operating Frequency ²	80MHz (z2)	80MHz (z2)	160MHz (z4)	160MHz (z4)	160MHz (z4)
Frequency			80MHz (z2)	80MHz (z2)	80MHz (z2)
Flash memory	4 MB	6 MB	3 MB	4 MB	6 MB
EEPROM support	32 KB to 128	KB emulated	32	KB to 192 KB emula	ted
RAM	512 KB		768	KB	
ECC			End to End		
SMPU	24 e	ntry		32 entry	
DMA			32 channels		
10-bit ADC			48 Standard channels	6	
			32 External channels		
12-bit ADC			16 Precision channels	6	
			16 Standard channels	3	
			32 External channels		
AnalogComparator			3		
BCTU			1		
SWT	2	2		4 ³	
STM	2	2		3	
PIT-RTI			16 channels PIT		
			1 channels RTI		
RTC/API			Yes		
Total Timer I/O ⁴			96 channels		
			16-bits		
LINFlexD	1 M/S	15 M		1 M/S, 17 M	
FlexCAN		8 wit	h optional CAN FD su	ipport	
DSPI/SPI			4 x DSPI		
			6 x SPI		

Table 1. MPC5748G Family Comparison1

5. Estimated I/O count for largest proposed packages based on multiplexing with peripherals.

Table 2. MPC5748G Family Comparison - NVM Memory Map 1

Start Address	End Address	Flash block	RWW	MPC5746	MPC5747	MPC5748
0x01000000	0x0103FFFF	256 KB code Flash block 0	6	available	available	available
0x01040000	0x0107FFFF	256 KB code Flash block 1	6	available	available	available
0x01080000	0x010BFFFF	256 KB code Flash block 2	6	available	available	available
0x010C0000	0x010FFFFF	256 KB code Flash block3	6	available	available	available
0x01100000	0x0113FFFF	256 KB code Flash block 4	6	available	available	available
0x01140000	0x0117FFFF	256 KB code Flash block 5	6	available	available	available
0x01180000	0x011BFFFF	256 KB code Flash block 6	6	available	available	available
0x011C0000	0x011FFFFF	256 KB code Flash block 7	6	available	available	available
0x01200000	0x0123FFFF	256 KB code Flash block 8	7	available	available	available
0x01240000	0x0127FFFF	256 KB code Flash block 9	7	available	available	available
0x01280000	0x012BFFFF	256 KB code Flash block 10	7	not available	available	available
0x012C0000	0x012FFFFF	256 KB code flash block 11	7	not available	available	available
0x01300000	0x0133FFFF	256 KB code flash block 12	7	not available	available	available
0x01340000	0x0137FFFF	256 KB code flash block 13	7	not available	available	available
0x01380000	0x013BFFFF	256 KB code flash block 14	7	not available	not available	available
0x013C0000	0x013FFFFF	256 KB code flash block 15	7	not available	not available	available
0x01400000	0x0143FFFF	256 KB code flash block 16	8	not available	not available	available
0x01440000	0x0147FFFF	256 KB code flash block 17	8	not available	not available	available
0x01480000	0x014BFFFF	256 KB code flash block 18	8	not available	not available	available
0x14C0000	0x014FFFFF	256 KB code flash block 19	9	not available	not available	available
0x01500000	0x0153FFFF	256 KB code flash block 20	9	not available	not available	available
0x01540000	0x0157FFFF	256 KB code flash block 21	9	not available	not available	available

4.3 Voltage regulator electrical characteristics

The voltage regulator is composed of the following blocks:

- Choice of generating supply voltage for the core area.
 - Control of external NPN ballast transistor
 - Connecting an external 1.25 V (nominal) supply directly without the NPN ballast
- Internal generation of the 3.3 V flash supply when device connected in 5V applications
- External bypass of the 3.3 V flash regulator when device connected in 3.3V applications
- Low voltage detector low threshold (LVD_IO_A_LO) for V_{DD_HV_IO_A supply}
- Low voltage detector high threshold (LVD_IO_A_Hi) for V_{DD_HV_IO_A} supply
- Various low voltage detectors (LVD_LV_x)
- High voltage detector (HVD_LV_cold) for 1.2 V digital core supply (VDD_LV)
- Power on Reset (POR_LV) for 1.25 V digital core supply (VDD_LV)
- Power on Reset (POR_HV) for 3.3 V to 5 V supply (VDD_HV_A)

The following bipolar transistors¹ are supported, depending on the device performance requirements. As a minimum the following must be considered when determining the most appropriate solution to maintain the device under its maximum power dissipation capability: current, ambient temperature, mounting pad area, duty cycle and frequency for Idd, collector voltage, etc

^{1.} BCP56, MCP68 and MJD31are guaranteed ballasts.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
C _{HV_VDD_A}	VDD_HV_A supply capacitor	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1	_	—	μF
C _{HV_VDD_B}	VDD_HV_B supply capacitor ⁵	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1	_	_	μF
C _{HV_VDD_C}	VDD_HV_C supply capacitor ⁵	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1	—	—	μF
C _{HV_ADC0} C _{HV_ADC1}	HV ADC supply decoupling capacitances	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	1		_	μF
C _{HV_ADR} ⁶	HV ADC SAR reference supply decoupling capacitances	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	0.47		_	μF
V _{DD_HV_BALL} AST ⁷			2.25	_	5.5	V
R _{C_BALLAST}	Series resistor on collector of FPREG ballast	When VDD_HV_BALLAST is shorted to VDD_HV_A on the board	—	_	0.1	Ohm
t _{SU}	Start-up time after main supply stabilization	Cfp_reg = 3 µF	_	74	_	μs
t _{ramp}	Load current transient	lload from 15% to 55% $C_{\rm fp_{reg}} = 3 \ \mu F$		1.0		μs

 Table 8. Voltage regulator electrical specifications (continued)

- 1. Split capacitance on each pair VDD_LV pin should sum up to a total value of C_{fp_reg}
- 2. Typical values will vary over temperature, voltage, tolerance, drift, but total variation must not exceed minimum and maximum values.
- 3. Ceramic X7R or X5R type with capacitance-temperature characteristics +/-15% of -55 degC to +125degC is recommended. The tolerance +/-20% is acceptable.
- 4. It is required to minimize the board parasitic inductance from decoupling capacitor to VDD_HV_FLA pin and the routing inductance should be less than 1nH.
- 5. 1. For VDD_HV_A, VDD_HV_B, and VDD_HV_C, 1µf on each side of the chip
 - a. 0.1 µf close to each VDD/VSS pin pair.
 - b. 10 µf near for each power supply source
 - c. For VDD_LV, 0.1uf close to each VDD/VSS pin pair is required. Depending on the the selected regulation mode, this amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as specified by CFP_REG parameter.
 - For VDD_LV, 0.1uf close to each VDD/VSS pin pair is required. Depending on the the selected regulation mode, this
 amount of capacitance will need to be subtracted from the total capacitance required by the regulator for e.g., as
 specified by CFP_REG parameter
- 6. Only applicable to ADC1

Symbol	Parameter	Conditions ¹	Min	Тур	Max	Unit
		T _a = 105 °C	—	114	206	mA
		$T_{a} = 125 \ ^{\circ}C^{4}$	_	131	277	mA
I _{DD_STOP}	STOP mode	T _a = 25 °C	—	11	_	mA
	Operating current	$V_{DD_{LV}} = 1.25 V$				
		T _a = 85 °C	—	19.8	105	
		V _{DD_LV} = 1.25 V				
		T _a = 105 °C		29	145	
		V _{DD_LV} = 1.25 V				
		$T_a = 125 \text{ °C}^4$	—	45	160	
		$V_{DD_{LV}} = 1.25 V$				
IDD_HV_ADC_REF ^{11, 12}	ADC REF	$T_a = 25 \ ^{\circ}C$	_	200	400	μA
	Operating current	2 ADCs operating at 80 MHz				
		$V_{DD_HV_ADC_REF} = 3.6 V$				
		$T_a = 125 \text{ °C }^4$	—	200	400	
		2 ADCs operating at 80 MHz				
		$V_{DD_HV_ADC_REF} = 5.5 V$				
I _{DD_HV_ADCx} ¹²	ADC HV	T _a = 25 °C	_	1	2	mA
	Operating current	ADC operating at 80 MHz				
		$V_{DD_HV_ADC} = 3.6 V$				
		$T_{a} = 125 \ ^{\circ}C^{4}$	_	1.2	2	
		ADC operating at 80 MHz				
		$V_{DD_HV_ADC} = 5.5 V$				
I _{DD_HV_FLASH}	Flash Operating	$T_{a} = 125 \ ^{\circ}C^{4}$	—	40	45	mA
	current during read access	3.3 V supplies				
		x MHz frequency				

Table 10. Current consumption characteristics (continued)

- 1. The content of the Conditions column identifies the components that draw the specific current.
- 2. ALL Modules enabled at maximum frequency: 2 x e200Z4 @ 160 MHz, e200Z2 at 80 MHz, Platform @ 160MHz, DMA (SRAM to SRAM), all SRAMs accessed in parallel, Flash access(prefetch is disabled while buffers are enabled), HSM reading from flash at regular intervals (500 pll clock cycles), ENET0 transmitting, MLB transmitting, FlexRay transmitting, USB-SPH transmitting (USB-OTG only clocked), 2 x I2C transmitting (rest clocked), 1 x SAI transmitting (rest clocked), ADC0 converting using BCTU triggers triggered through PIT (other ADC clocked), RTC running, 3 x STM running, 2 x DSPI transmitting (rest clocked), 2 x SPI transmitting (rest clocked), 4 x CAN state machines working(rest clocked), 9 x LINFlexD transmitting (rest clocked), 1 x eMIOS clocked (used OPWFMB mode) (Others clock gated), SDHC,3 x CMP only clocked, FIRC, SIRC, FXOSC, SXOSC, PLL running. All others modules clock gated if not specifically mentioned. I/O supply current excluded.
- 3. Recommended Transistors:MJD31 @ 85°C, 105°C and 125°C.
- 4. Tj=150°C. Assumes Ta=125°C
 - Assumes maximum θJA. SeeThermal attributes
- 5. Enabled Modules in Gateway mode: 2 x e200Z4 @160 MHz (Instruction and Data cache enabled), Platform @160MHz, e200Z2 at 80 MHz(Instruction cache enabled), all SRAMs accessed in parallel, Flash access(prefetch is disabled while buffers are enabled), HSM reading from flash at regular intervals(500 pll clock cycles), ENET0 transmitting, MLB transmitting, FlexRay transmitting, USB-SPH Transmitting, USB-OTG clocked, 2 x I2C transmitting, (2 x I2C clock gated), 1 x SAI transmitting (2 x SAI clock gated), ADC0 converting in continuous mode (ADC1 clock gated), PIT clocked, RTC clocked, 3 x STM clocked, 2 x DSPI transmitting(Other DSPS clock gated), 2 x SPI transmitting(Other SPIs clock gated), 4

NOTE

The above specification is based on simulation data into an ideal lumped capacitor. Customer should use IBIS models for their specific board/loading conditions to simulate the expected signal integrity and edge rates of their system.

NOTE

The above specification is measured between 20% / 80%.

5.4 DC electrical specifications @ 5 V Range

Table 17. DC electrical specifications @ 5 V Range

Symbol	Parameter	Va	lue	Unit
		Min	Max	
VDD_LV	LV (core) Supply Voltage	1.08	1.32	V
VDD_HV_x ¹	I/O Supply Voltage	4.5	5.5	V
Vih (pad_i_hv)	pad_i_hv Input Buffer High Voltage	0.7*VDD_HV_x	VDD_HV_x + 0.3	V
Vil (pad_i_hv)	pad_i_hv Input Buffer Low Voltage	VSS_LV- 0.3	0.45*VDD_HV_ x	V
Vhys (pad_i_hv)	pad_i_hv Input Buffer Hysteresis	0.09*VDD_HV_ x		V
Vih	CMOS Input Buffer High Voltage (with hysteresis disabled)	0.55 * VDD_HV_x	VDD_HV_x + 0.3	V
Vil	CMOS Input Buffer Low Voltage (with hysteresis disabled)	VSS_LV - 0.3	0.4 * VDD_HV_x	V
Vhys	CMOS Input Buffer Hysteresis	0.09 * VDD_HV_x		V
Vih_hys	CMOS Input Buffer High Voltage (with hysteresis enabled)	0.65* VDD_HV_x	VDD_HV_x + 0.3	V
Vil_hys	CMOS Input Buffer Low Voltage (with hysteresis enabled)	VSS_LV - 0.3	0.35*VDD_HV_ x	V
Pull_IIH (pad_i_hv)	Weak Pullup Current Low	23		μA
Pull_IIH (pad_i_hv)	Weak Pullup Current High		82	μA
Pull_IIL (pad_i_hv)	Weak Pulldown Current ³ Low	40		μA
Pull_IIL (pad_i_hv)	Weak Pulldown Current ² High		130	μA
Pull_loh	Weak Pullup Current ⁴	30	80	μA
Pull_lol	Weak Pulldown Current ⁵	30	80	μA
linact_d	Digital Pad Input Leakage Current (weak pull inactive)	-2.5	2.5	μA
Voh	Output High Voltage ⁶	0.8 * VDD_HV_x	—	V
Vol	Output Low Voltage ⁷ Output Low Voltage ⁸	_	0.2 * VDD_HV_x 0.1*VDD_HV_x	V

Symbol	Parameter	Conditions	Min	Typ ¹	Max	Unit
R _{AD} ⁶	Internal resistance of analog source	_	-	_	825	Ω
INL	Integral non-linearity (precise channel)	—	-2	_	2	LSB
INL	Integral non-linearity (standard channel)	—	-3	_	3	LSB
DNL	Differential non-linearity	—	-1	—	1	LSB
OFS	Offset error	—	-6	—	6	LSB
GNE	Gain error	—	-4	—	4	LSB
ADC Analog Pad	Max leakage (precision channel)	150 °C	_	_	250	nA
(pad going to one ADC)	Max leakage (standard channel)	150 °C	_	—	2500	nA
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Max leakage (standard channel)	105 °C _{TA}	_	5	250	nA
	Max positive/negative injection		-5	_	5	mA
TUE _{precision channels}	Total unadjusted error for precision	Without current injection	-6	+/-4	6	LSB
	channels	With current injection		+/-5		LSB
TUE _{standard/extended}	Total unadjusted error for standard/	Without current injection	-8	+/-6	8	LSB
channels	extended channels	With current injection ⁷		+/-8		LSB
t _{recovery}	STOP mode to Run mode recovery time				< 1	μs

Table 20. ADC conversion characteristics (for 12-bit) (continued)

- Active ADC input, VinA < [min(ADC_VrefH, ADC_ADV, VDD_HV_IOx)]. VDD_HV_IOx refers to I/O segment supply voltage. Violation of this condition would lead to degradation of ADC performance. Please refer to Table: 'Absolute maximum ratings' to avoid damage. Refer to Table: 'Recommended operating conditions (VDD_HV_x = 3.3 V)' for required relation between IO_supply_A,B,C and ADC_Supply.
- 2. The internally generated clock (known as AD_clk or ADCK) could be same as the peripheral clock or half of the peripheral clock based on register configuration in the ADC.
- During the sample time the input capacitance C_S can be charged/discharged by the external source. The internal
 resistance of the analog source must allow the capacitance to reach its final voltage level within t_{sample}. After the end of the
 sample time t_{sample}, changes of the analog input voltage have no effect on the conversion result. Values for the sample
 clock t_{sample} depend on programming.
- 4. This parameter does not include the sample time t_{sample}, but only the time for determining the digital result and the time to load the result register with the conversion result.
- 5. Apart from tsample and tconv, few cycles are used up in ADC digital interface and hence the overall throughput from the ADC is lower.
- 6. See Figure 2.
- 7. Current injection condition for ADC channels is defined for an inactive ADC channel (on which conversion is NOT being performed), and this occurs when voltage on the ADC pin exceeds the I/O supply or ground. However, absolute maximum voltage spec on pad input (VINA, see Table: Absolute maximum ratings) must be honored to meet TUE spec quoted here

Table 21. ADC conversion characteristics (for 10-bit)

Symbol	Parameter	Conditions	Min	Typ ¹	Max	Unit
f _{CK}	ADC Clock frequency (depends on ADC configuration) (The duty cycle depends on AD_CK ² frequency.)		15.2	80	80	MHz
f _s	Sampling frequency	—	_	_	1.00	MHz
t _{sample}	Sample time ³	80 MHz@ 100 ohm source impedance	275	_	_	ns

Table continues on the next page...

6.1.2 Analog Comparator (CMP) electrical specifications Table 22. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
I _{DDHS}	Supply current, High-speed mode (EN=1, PMODE=1)	_	—	250	μA
I _{DDLS}	Supply current, low-speed mode (EN=1, PMODE=0)		5	11	μA
V _{AIN}	Analog input voltage	V _{SS}	_	V _{IN1_CMP_RE} F	V
V _{AIO}	Analog input offset voltage ¹	-42	_	42	mV
V _H	Analog comparator hysteresis ²	_	1	25	mV
	• CR0[HYSTCTR] = 00	_	20	50	mV
	• CR0[HYSTCTR] = 01		40	70	mV
	• CR0[HYSTCTR] = 10	_	60	105	mV
	 CR0[HYSTCTR] = 11 				
t _{DHS}	Propagation Delay, High Speed Mode (Full Swing) ^{1, 3}		_	250	ns
t _{DLS}	Propagation Delay, Low power Mode (Full Swing) ^{1, 3}		5	21	μs
	Analog comparator initialization delay, High speed mode ⁴	_	4		μs
	Analog comparator initialization delay, Low speed mode ⁴	_	100		μs
I _{DAC6b}	6-bit DAC current adder (when enabled)				
	3.3V Reference Voltage	_	6	9	μA
	5V Reference Voltage	_	10	16	μA
INL	6-bit DAC integral non-linearity	-0.5	—	0.5	LSB ⁵
DNL	6-bit DAC differential non-linearity	-0.8	_	0.8	LSB

1. Measured with hysteresis mode of 00

2. Typical hysteresis is measured with input voltage range limited to 0.6 to $V_{DD_HV_A}$ -0.6V

3. Full swing = VIH, VIL

4. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.

5. 1 LSB = $V_{reference}/64$






Table 23.	Main oscillator	electrical	characteristics
-----------	-----------------	------------	-----------------

Symbol	Parameter	Mode	Conditions	Min	Тур	Max	Unit	
f _{xoschs}	Oscillator frequency	FSP/LCP		8		40	MHz	
g _{mXOSCHS}	Driver	LCP			23		mA/V	
	Transconduct ance	FSP			33			
V _{XOSCHS}	Oscillation	LCP	8 MHz		1.0		V _{PP}	
	Amplitude	16 MHz		1.0				
			40 MHz		0.8			
T _{XOSCHSSU}	Startup time	FSP/LCP	8 MHz		2		ms	
			16 MHz		1			
			40 MHz		0.5			
	Oscillator	FSP	8 MHz		2.2		mA	
	Analog Circuit supply current	Analog Circuit		16 MHz	1	2.2		
	Supply current		40 MHz	1	3.2			




Figure 13. DSPI modified transfer format timing — master, CPHA = 1




Figure 14. DSPI modified transfer format timing – slave, CPHA = 0

FlexRay electrical specifications




Figure 15. DSPI modified transfer format timing — slave, CPHA = 1




Figure 16. DSPI PCS strobe (PCSS) timing

6.4.2 FlexRay electrical specifications

6.4.2.1 FlexRay timing

This section provides the FlexRay Interface timing characteristics for the input and output signals. It should be noted that these are recommended numbers as per the FlexRay EPL v3.0 specification, and subject to change per the final timing analysis of the device.

6.4.2.2 TxEN




Figure 17. TxEN signal

Table 38. TxEN output characteristics¹

Name	Description	Min	Max	Unit
dCCTxEN _{RISE25}	Rise time of TxEN signal at CC	—	9	ns
dCCTxEN _{FALL25}	Fall time of TxEN signal at CC	_	9	ns
dCCTxEN ₀₁	Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge	_	25	ns
dCCTxEN ₁₀	Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge		25	ns

1. All parameters specified for $V_{DD_HV_IOx} = 3.3 \text{ V} - 5\%$, +±10%, TJ = -40 °C / 150 °C, TxEN pin load maximum 25 pF

6.4.4 Ethernet switching specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

6.4.4.1 MII signal switching specifications

The following timing specs meet the requirements for MII style interfaces for a range of transceiver devices.

NOTE

ENET0 supports the following xMII interfaces: MII, MII_Lite and RMII. ENET1 supports the following xMII interfaces: MII_Lite.

NOTE

It is only possible to use ENET0 and ENET1 simultaneously when both are configured for MII_Lite.

NOTE

In certain pinout configurations ENET1 MII-Lite signals can be across multiple VDD_HV_A/B/C domains. If these configuration are used, VDD_HV IO domains need to be at the same voltage (for example: 3.3V)

Symbol	Description	Min.	Max.	Unit
_	RXCLK frequency	—	25	MHz
MII1	RXCLK pulse width high	35%	65%	RXCLK
				period
MII2	RXCLK pulse width low	35%	65%	RXCLK
				period
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5	_	ns
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5	_	ns
_	TXCLK frequency	—	25	MHz
MII5	TXCLK pulse width high	35%	65%	TXCLK
				period
MII6	TXCLK pulse width low	35%	65%	TXCLK
				period
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	2		ns
MII8	TXCLK to TXD[3:0], TXEN, TXER valid	—	25	ns

Table 42. MII signal switching specifications

- 1. The controller can shut off MLBCLK to place MediaLB in a low-power state. Depending on the time the clock is shut off, a runt pulse can occur on MLBCLK.
- 2. MLBCLK low/high time includes the pluse width variation.
- The MediaLB driver can release the MLBDAT/MLBSIG line as soon as MLBCLK is low; however, the logic state of the final driven bit on the line must remain on the bus for tmdzh. Therefore, coupling must be minimized while meeting the maximum load capacitance listed.

6.4.6 USB electrical specifications

6.4.6.1 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit http://www.usb.org.

6.4.6.2 ULPI timing specifications

The ULPI interface is fully compliant with the industry standard UTMI+ Low Pin Interface. Control and data timing requirements for the ULPI pins are given in the following table. These timings apply to synchronous mode only. All timings are measured with respect to the clock as seen at the USB_CLKIN pin.

Num	Description	Min.	Тур.	Max.	Unit
	USB_CLKIN operating frequency	_	60	—	MHz
	USB_CLKIN duty cycle		50		%
U1	USB_CLKIN clock period		16.67		ns
U2	Input setup (control and data)	5	_	—	ns
U3	Input hold (control and data)	1	_		ns
U4	Output valid (control and data)		_	9.5	ns
U5	Output hold (control and data)	1	_		ns

 Table 47.
 ULPI timing specifications

USB electrical specifications




Figure 26. Master mode SAI Timing

Table 49. Slave mode SAI Timing

No	Parameter	Parameter Value		Unit
	Min Max		Max	
	Operating Voltage	2.7	3.6	V
S11	S11 SAI_BCLK cycle time (input) 80		-	ns
S12	SAI_BCLK pulse width high/low (input) 45% 55% BCI		BCLK period	
S13	SAI_FS input setup before SAI_BCLK	10	- ns	
S14	4 SAI_FS input hold after SAI_BCLK 2 -		ns	
S15	SAI_BCLK to SAI_TXD/SAI_FS output valid - 28 r		ns	
S16	SAI_BCLK to SAI_TXD/SAI_FS output invalid	0	-	ns
S17	SAI_RXD setup before SAI_BCLK	10	-	ns
S18	SAI_RXD hold after SAI_BCLK	2	-	ns

9 Pinouts

9.1 Package pinouts and signal descriptions

For package pinouts and signal descriptions, refer to the Reference Manual.

10 Reset sequence

This section describes different reset sequences and details the duration for which the device remains in reset condition in each of those conditions.

10.1 Reset sequence duration


Table 54 specifies the minimum and the maximum reset sequence duration for the five different reset sequences described in Reset sequence description.

No.	Symbol	Parameter	T _{Reset}		Unit	
			Min	Typ ¹	Max	
1	T _{DRB}	Destructive Reset Sequence, BIST enabled	5.730	7.796		ms
2	T _{DR}	Destructive Reset Sequence, BIST disabled		0.182		ms
3	T _{ERLB}	External Reset Sequence Long, Unsecure Boot 5.729 7.7		7.793		ms
4	T _{FRL}	RL Functional Reset Sequence Long, Unsecure Boot 0.11		0.179		ms
5	T _{FRS}	Functional Reset Sequence Short, Unsecure Boot	0.007	0.009		ms


Table 54. RESET sequences

1. The Typ value is applicable only if the reset sequence duration is not prolonged by an extended assertion of RESET_B by an external reset generator.


Reset sequence
















Figure 38. Functional reset sequence long




Figure 39. Functional reset sequence short

The reset sequences shown in Figure 38 and Figure 39 are triggered by functional reset events. RESET_B is driven low during these two reset sequences only if the corresponding functional reset source (which triggered the reset sequence) was enabled to drive RESET_B low for the duration of the internal reset sequence. See the RGM_FBRE register in the device reference manual for more information.

11 Revision History

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes	
1	14 March 2013	Initial Release	
1.1	16 May 2013	Updated Pinouts section	
2	22 May 2014	 nitial Release Jpdated Pinouts section Removed Category (SR, CC, P, T, D, B) column from all the table of the Datashee Revised the feature list. Revised Introduction section to remove classification information. Updated optional information in the ordering information figure. Revised Absolute maximum rating section: Removed category column from table Added footnote at Ta Revised Recommended operating conditions section Added notes Updated table: Recommended operating conditions (VDD_HV_x = 3.3 V) Updated table: Recommended operating conditions (VDD_HV_x = 5 V) Revised Voltage regulator electrical characteristics Updated figure: Voltage regulator capacitance connection Updated table: Voltage regulator electrical specifications Removed Brownout information Revised Voltage monitor electrical characteristics table 	
		 Revised Supply current characteristics section Updated table: Current consumption characteristics Updated table: Low Power Unit (LPU) Current consumption characteristics STANDBY Current consumption characteristics 	

 Table 56.
 Revision History

Table continues on the next page ...

Table 56.	Revision	History	(continued)
	1101131011	instory	(continucu)

Rev. No.	Date	Substantial Changes
		 In table: Functional Pad AC Specifications @ 3.3 V Range Updated values for symbol 'pad_sr_hv (output)' In table: DC electrical specifications @ 3.3V Range Updtaed values for VDD_HV_x, Vih, Vhys Added Vih (pad_i_hv), Vil (pad_i_hv), Vhys (pad_i_hv), Vih_hys, Vil_hys In table: Functional Pad AC Specifications @ 5 V Range Updated values for symbol 'pad_sr_hv (output)' In table DC electrical specifications @ 5 V Range Added Vih (pad_i_hv), Vil (pad_i_hv), Vhys (pad_i_hv), Vih_hys, Vil_hys
		 In section: PORST electrical specifications In table: PORST electrical specifications Updated 'Min' value for W_{NFPORST} Corrected 'Unit' for V_{IH} and V_{IL}
		 In section: Peripheral operating requirements and behaviours Revised table: ADC conversion characteristics (for 12-bit) and ADC conversion characteristics (for 10-bit)
		 In section: Analogue Comparator (CMP) electrical specifications In table: Comparator and 6-bit DAC electrical specifications Updated 'Max' value of I_{DDLS} Updated 'Min' and 'Max' for V_{AIO} and DNL Updated 'Descripton' 'Min' 'Max' od V_H Updated row for tDHS Added row for tDLS Removed row for VCMPOh and VCMPOI
		 In section: Clocks and PLL interfaces modules Revised table: Main oscillator electrical characteristics In table: 16 MHz RC Oscillator electrical specifications Updated 'Max' of Tstartup In table: 128 KHz Internal RC oscillator electrical specifications Removed Uncaliberated 'Condition' for Fosc Updated 'Min' and 'Max' of Caliberated Fosc Updated 'Temperature dependence' and 'Supply dependence' In table: PLL electrical specifications Removed Input Clock Low Level, Input Clock High Level, Power consumption, Regulator Maximum Output Current, Analog Supply, Digital Supply (VDD_LV), Modulation Depth (Down Spread), PLL reset assertion time, and Power Consumption Removed 'Typ' value of Duty Cycle at pllclkout Removed 'Min' from calibration mode of Lock Time
		In table: Jitter calculation Added 1 Sigma Random Jitter value for Long term jitter In section Flash read wait state and address pipeline control settings
		 Revised table: Flash Read Wait State and Address Pipeline Control Removed section: On-chip peripherals Added section: 'Reset sequence'
Rev4	Feb 10 2017	 Added VDD_HV_BALLAST footnote in Voltage regulator electrical characteristics Added Note to clarify In-Rush current and pin capacitance in Voltage regulator electrical characteristics Updated SIUL2_MSCRn[SRC 1:0]=11@25pF max value; SIUL2_MSCRn[SRC 1:0]=11@50pF min value; SIUL2_MSCRn[SRC 1:0]=10@25pF min and max values in AC specifications @ 3.3 V Range