

Welcome to [E-XFL.COM](http://www.e-xfl.com)

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "Embedded - Microcontrollers"

##### Details

Product Status	Active
Core Processor	e200z2, e200z4, e200z4
Core Size	32-Bit Tri-Core
Speed	80MHz/160MHz
Connectivity	CANbus, Ethernet, I <sup>2</sup> C, LINbus, SAI, SPI, USB, USB OTG
Peripherals	DMA, LVD, POR, WDT
Number of I/O	178
Program Memory Size	6MB (6M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 80x10b, 64x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	256-LBGA
Supplier Device Package	256-MAPPBGA (17x17)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5748gtk1mmj6r">https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5748gtk1mmj6r</a>

# Table of Contents

1	Block diagram.....	4
2	Family comparison.....	4
3	Ordering parts.....	8
3.1	Determining valid orderable parts .....	8
3.2	Ordering Information .....	9
4	General.....	9
4.1	Absolute maximum ratings.....	9
4.2	Recommended operating conditions.....	11
4.3	Voltage regulator electrical characteristics.....	13
4.4	Voltage monitor electrical characteristics.....	16
4.5	Supply current characteristics.....	18
4.6	Electrostatic discharge (ESD) characteristics.....	21
4.7	Electromagnetic Compatibility (EMC) specifications.....	22
5	I/O parameters.....	22
5.1	AC specifications @ 3.3 V Range.....	22
5.2	DC electrical specifications @ 3.3V Range.....	23
5.3	AC specifications @ 5 V Range.....	24
5.4	DC electrical specifications @ 5 V Range.....	25
5.5	Reset pad electrical characteristics.....	26
5.6	PORST electrical specifications.....	28
6	Peripheral operating requirements and behaviours.....	28
6.1	Analog.....	28
6.1.1	ADC electrical specifications.....	28
6.1.2	Analog Comparator (CMP) electrical specifications	33
6.2	Clocks and PLL interfaces modules.....	34
6.2.1	Main oscillator electrical characteristics.....	34
6.2.2	32 kHz Oscillator electrical specifications .....	36
6.2.3	16 MHz RC Oscillator electrical specifications.....	36
6.2.4	128 KHz Internal RC oscillator Electrical specifications .....	37
6.2.5	PLL electrical specifications .....	37
6.3	Memory interfaces.....	38
6.3.1	Flash memory program and erase specifications.....	38
6.3.2	Flash memory Array Integrity and Margin Read specifications.....	39
6.3.3	Flash memory module life specifications.....	40
6.3.4	Data retention vs program/erase cycles.....	40
6.3.5	Flash memory AC timing specifications.....	41
6.3.6	Flash read wait state and address pipeline control settings .....	42
6.4	Communication interfaces.....	42
6.4.1	DSPI timing.....	42
6.4.2	FlexRay electrical specifications.....	48
6.4.2.1	FlexRay timing.....	48
6.4.2.2	TxEN.....	49
6.4.2.3	TxD.....	50
6.4.2.4	RxD.....	51
6.4.3	uSDHC specifications.....	52
6.4.4	Ethernet switching specifications.....	53
6.4.5	MediaLB (MLB) electrical specifications.....	55
6.4.5.1	MLB 3-pin interface DC characteristics	55
6.4.5.2	MLB 3-pin interface electrical specifications.....	55
6.4.6	USB electrical specifications.....	57
6.4.6.1	USB electrical specifications.....	57
6.4.6.2	ULPI timing specifications.....	57
6.4.7	SAI electrical specifications .....	58
6.5	Debug specifications.....	60
6.5.1	JTAG interface timing .....	60
6.5.2	Nexus timing.....	62
6.5.3	WKPU/NMI timing.....	64
6.5.4	External interrupt timing (IRQ pin).....	65
7	Thermal attributes.....	65
7.1	Thermal attributes.....	65
8	Dimensions.....	67
8.1	Obtaining package dimensions .....	67
9	Pinouts.....	68
9.1	Package pinouts and signal descriptions.....	68
10	Reset sequence.....	68
10.1	Reset sequence duration.....	68
10.2	BAF execution duration.....	68
10.3	Reset sequence description.....	69
11	Revision History.....	71

# 1 Block diagram




Figure 1. MPC5748G block diagram

# 2 Family comparison

The following table provides a summary of the different members of the MPC5748G family and their proposed features. This information is intended to provide an understanding of the range of functionality offered by this family. For full details of all of the family derivatives please contact your marketing representative.

## Family comparison

**Table 1. MPC5748G Family Comparison1 (continued)**

Feature	MPC5747C	MPC5748C	MPC5746G	MPC5747G	MPC5748G
I <sup>2</sup> C			4		
SAI/I <sup>2</sup> S			3		
FXOSC			8 - 40 MHz		
SXOSC			32 KHz		
FIRC			16 MHz		
SIRC			128 KHz		
FMPLL			Yes		
LPU			Yes		
FlexRay 2.1 (dual channel)			Yes, 128 MB		
MLB150	0			1	
USB 2.0 SPH	0			1	
USB 2.0 OTG	0			1	
SDHC			1		
Ethernet (RMII, MII + 1588, Muti queue AVB support)			Up to 2		
3 Port L2 Ethernet Switch			Optional		
CRC			1		
MEMU			2		
STCU			1		
HSM-v2 (security)			Optional		
Censorship			Yes		
FCCU			1		
Safety level			Specific functions ASIL-B certifiable		
User MBIST			Yes		
User LBIST			Yes		
I/O Retention in Standby			Yes		
GPIO <sup>5</sup>			Up to 264 GPI and up to 246 GPIO		
Debug			JTAGC, cJTAG		
Nexus			Z4 N3+ Z2 N3+		
Packages			176 LQFP-EP 256 BGA, 324 BGA		

1. Feature set dependent on selected peripheral multiplexing, table shows example. Peripheral availability is package dependent.
2. Based on 125°C ambient operating temperature and subject to full device characterisation.
3. Additional SWT included when HSM option selected
4. Refer device datasheet and reference manual for information on to timer channel configuration and functions.

## General

**Table 6. Recommended operating conditions ( $V_{DD\_HV\_x} = 3.3$  V) (continued)**

Symbol	Parameter	Conditions <sup>1</sup>	Min <sup>2</sup>	Max	Unit
$T_A$	Ambient temperature under bias	$f_{CPU} \leq 160$ MHz	-40	125	°C
$T_J$	Junction temperature under bias	—	-40	150	°C

1. All voltages are referred to  $V_{SS\_HV}$  unless otherwise specified
2. Device will be functional down (and electrical specifications as per various datasheet parameters will be guaranteed) to the point where one of the LVD/HVD resets the device. When voltage drops outside range for an LVD/HVD, device is reset.
3.  $VDD\_HV\_FLA$  must be connected to  $VDD\_HV\_A$  when  $VDD\_HV\_A = 3.3$  V
4.  $VDD\_LV$  supply pins should never be grounded (through a small impedance). If these are not driven, they should only be left floating.
5.  $VIN1\_CMP\_REF \leq VDD\_HV\_A$
6. This supply is shorted  $VDD\_HV\_A$  on lower packages.

## NOTE

If  $VDD\_HV\_A$  is in 5V range, it is necessary to use internal Flash supply 3.3V regulator.  $VDD\_HV\_FLA$  should not be supplied externally and should only have decoupling capacitor.

**Table 7. Recommended operating conditions ( $V_{DD\_HV\_x} = 5$  V)**

Symbol	Parameter	Conditions <sup>1</sup>	Min <sup>2</sup>	Max	Unit
$V_{DD\_HV\_A}$	HV IO supply voltage	—	4.5	5.5	V
$V_{DD\_HV\_B}$					
$V_{DD\_HV\_C}$					
$V_{DD\_HV\_FLA}$ <sup>3</sup>	HV flash supply voltage	—	3.15	3.6	V
$V_{DD\_HV\_ADC1\_REF}$	HV ADC1 high reference voltage	—	3.15	5.5	V
$V_{DD\_HV\_ADC0}$	HV ADC supply voltage	—	max( $V_{DD\_HV\_A}, V_{DD\_HV\_B}, V_{DD\_HV\_C}$ ) - 0.05	5.5	V
$V_{SS\_HV\_ADC0}$	HV ADC supply ground	—	-0.1	0.1	V
$V_{SS\_HV\_ADC1}$					
$V_{DD\_LV}$ <sup>4</sup>	Core supply voltage	—	1.2	1.32	V
$V_{IN1\_CMP\_REF}$ <sup>5</sup>	Analog Comparator DAC reference voltage	—	3.15	5.5	V
$I_{INJPAD}$	Injected input current on any pin during overload condition	—	-3.0	3.0	mA
$T_A$	Ambient temperature under bias	$f_{CPU} \leq 160$ MHz	-40	125	°C
$T_J$	Junction temperature under bias	—	-40	150	°C

1. All voltages are referred to  $V_{SS\_HV}$  unless otherwise specified
2. Device will be functional down (and electrical specifications as per various datasheet parameters will be guaranteed) to the point where one of the LVD/HVD resets the device. When voltage drops outside range for an LVD/HVD, device is reset.
3. When  $VDD\_HV$  is in 5 V range,  $VDD\_HV\_FLA$  cannot be supplied externally. This pin is decoupled with  $C_{flash\_reg}$ .
4.  $VDD\_LV$  supply pins should never be grounded (through a small impedance). If these are not driven, they should only be left floating
5. This supply is shorted  $VDD\_HV\_A$  on lower packages.

**Table 10. Current consumption characteristics (continued)**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
		T <sub>a</sub> = 105 °C	—	114	206	mA
		T <sub>a</sub> = 125 °C <sup>4</sup>	—	131	277	mA
I <sub>DD_STOP</sub>	STOP mode Operating current	T <sub>a</sub> = 25 °C V <sub>DD_LV</sub> = 1.25 V	—	11	—	mA
		T <sub>a</sub> = 85 °C V <sub>DD_LV</sub> = 1.25 V	—	19.8	105	
		T <sub>a</sub> = 105 °C V <sub>DD_LV</sub> = 1.25 V	—	29	145	
		T <sub>a</sub> = 125 °C <sup>4</sup> V <sub>DD_LV</sub> = 1.25 V	—	45	160	
		T <sub>a</sub> = 25 °C 2 ADCs operating at 80 MHz V <sub>DD_HV_ADC_REF</sub> = 3.6 V	—	200	400	
I <sub>DD_HV_ADC_REF</sub> <sup>11, 12</sup>	ADC REF Operating current	T <sub>a</sub> = 125 °C <sup>4</sup> 2 ADCs operating at 80 MHz V <sub>DD_HV_ADC_REF</sub> = 5.5 V	—	200	400	μA
I <sub>DD_HV_ADCx</sub> <sup>12</sup>	ADC HV Operating current	T <sub>a</sub> = 25 °C ADC operating at 80 MHz V <sub>DD_HV_ADC</sub> = 3.6 V	—	1	2	mA
		T <sub>a</sub> = 125 °C <sup>4</sup> ADC operating at 80 MHz V <sub>DD_HV_ADC</sub> = 5.5 V	—	1.2	2	
I <sub>DD_HV_FLASH</sub>	Flash Operating current during read access	T <sub>a</sub> = 125 °C <sup>4</sup> 3.3 V supplies x MHz frequency	—	40	45	mA

1. The content of the Conditions column identifies the components that draw the specific current.
2. ALL Modules enabled at maximum frequency: 2 x e200Z4 @160 MHz, e200Z2 at 80 MHz, Platform @160MHz, DMA (SRAM to SRAM), all SRAMs accessed in parallel, Flash access(prefetch is disabled while buffers are enabled), HSM reading from flash at regular intervals (500 pll clock cycles), ENET0 transmitting, MLB transmitting, FlexRay transmitting, USB-SPH transmitting (USB-OTG only clocked), 2 x I2C transmitting (rest clocked), 1 x SAI transmitting (rest clocked), ADC0 converting using BCTU triggers triggered through PIT (other ADC clocked), RTC running, 3 x STM running, 2 x DSPI transmitting (rest clocked), 2 x SPI transmitting (rest clocked), 4 x CAN state machines working(rest clocked), 9 x LINFlexD transmitting (rest clocked), 1 x eMIOS clocked (used OPWFMB mode) (Others clock gated), SDHC,3 x CMP only clocked, FIRC, SIRC, FXOSC, SXOSC, PLL running. All others modules clock gated if not specifically mentioned. I/O supply current excluded.
3. Recommended Transistors:MJD31 @ 85°C, 105°C and 125°C.
4. T<sub>j</sub>=150°C. Assumes T<sub>a</sub>=125°C
  - Assumes maximum θ<sub>JA</sub>. See [Thermal attributes](#)
5. Enabled Modules in Gateway mode: 2 x e200Z4 @160 MHz (Instruction and Data cache enabled), Platform @160MHz, e200Z2 at 80 MHz(Instruction cache enabled), all SRAMs accessed in parallel, Flash access(prefetch is disabled while buffers are enabled), HSM reading from flash at regular intervals(500 pll clock cycles), ENET0 transmitting, MLB transmitting, FlexRay transmitting, USB-SPH Transmitting, USB-OTG clocked, 2 x I2C transmitting, (2 x I2C clock gated), 1 x SAI transmitting (2 x SAI clock gated), ADC0 converting in continuous mode (ADC1 clock gated), PIT clocked, RTC clocked, 3 x STM clocked, 2 x DSPI transmitting(Other DSPI clock gated), 2 x SPI transmitting(Other SPIs clock gated), 4

**Table 15. DC electrical specifications @ 3.3V Range (continued)**

Symbol	Parameter	Value		Unit
		Min	Max	
	Output Low Voltage <sup>8</sup>		0.1 *VDD_HV_X	
loh_f	Full drive loh <sup>9</sup> (SIUL2_MSCRn[SRC 1:0]= 11)	18	70	mA
lol_f	Full drive lol <sup>9</sup> (SIUL2_MSCRn[SRC 1:0]= 11)	21	120	mA
loh_h	Half drive loh <sup>9</sup> (SIUL2_MSCRn[SRC 1:0]= 10)	9	35	mA
lol_h	Half drive lol <sup>9</sup> (SIUL2_MSCRn[SRC 1:0]= 10)	10.5	60	mA

1. Max power supply ramp rate is 500 V / ms
2. Measured when pad=0.69\*VDD\_HV\_X
3. Measured when pad=0.49\*VDD\_HV\_X
4. Measured when pad = 0 V
5. Measured when pad = VDD\_HV\_X
6. Measured when pad is sourcing 2 mA
7. Measured when pad is sinking 2 mA
8. Measured when pad is sinking 1.5 mA
9. Ioh/lol is derived from spice simulations. These values are NOT guaranteed by test.

## 5.3 AC specifications @ 5 V Range

**Table 16. Functional Pad AC Specifications @ 5 V Range**

Symbol	Prop. Delay (ns) <sup>1</sup> L>H/H>L		Rise/Fall Edge (ns)		Drive Load (pF)	SIUL2_MSCRn[SRC 1:0]
	Min	Max	Min	Max		
pad_sr_hv (output)		4.5/4.5		1.3/1.2	25	11
		6/6		2.5/2	50	
		13/13		9/9	200	
		5.25/5.25		3/2	25	10
		9/8		5/4	50	
		22/22		18/16	200	
		27/27		13/13	50	01 <sup>2</sup>
		40/40		24/24	200	
		40/40		24/24	50	
pad_i_hv/ pad_sr_hv (input)		65/65		40/40	200	00 <sup>2</sup>
		1.5/1.5		0.5/0.5	0.5	
						NA

1. As measured from 50% of core side input to Voh/Vol of the output
2. Slew rate control modes




Figure 4. Noise filtering on reset signal

Table 18. Functional reset pad electrical specifications

Symbol	Parameter	Conditions	Value			Unit
			Min	Typ	Max	
V <sub>IH</sub>	Input high level TTL (Schmitt Trigger)	—	2.0	—	V <sub>DD_HV_A</sub> +0.4	V
V <sub>IL</sub>	Input low level TTL (Schmitt Trigger)	—	-0.4	—	0.8	V
V <sub>HYS</sub>	Input hysteresis TTL (Schmitt Trigger)	—	300	—	—	mV
V <sub>DD_POR</sub>	Minimum supply for strong pull-down activation	—	—	—	1.2	V
I <sub>OL_R</sub>	Strong pull-down current <sup>1</sup>	Device under power-on reset V <sub>DD_HV_A</sub> = V <sub>DD_POR</sub> V <sub>OL</sub> = 0.35*V <sub>DD_HV_A</sub>	0.2	—	—	mA
		Device under power-on reset V <sub>DD_HV_A</sub> = V <sub>DD_POR</sub> V <sub>OL</sub> = 0.35*V <sub>DD_HV_IO</sub>	11	—	—	mA
W <sub>FRST</sub>	RESET input filtered pulse	—	—	—	500	ns
W <sub>NFRST</sub>	RESET input not filtered pulse	—	2000	—	—	ns
I <sub>WPUL</sub>	Weak pull-up current absolute value	RESET pin V <sub>IN</sub> = V <sub>DD</sub>	23	—	82	µA

1. Strong pull-down is active on PHASE0, PHASE1, PHASE2, and the beginning of PHASE3 for RESET.

## 5.6 PORST electrical specifications

Table 19. PORST electrical specifications

Symbol	Parameter	Value			Unit
		Min	Typ	Max	
$W_{FPORST}$	PORST input filtered pulse	—	—	200	ns
$W_{NFPORST}$	PORST input not filtered pulse	1000	—	—	ns
$V_{IH}$	Input high level	—	$0.65 \times V_{DD\_HV\_A}$	—	V
$V_{IL}$	Input low level	—	$0.35 \times V_{DD\_HV\_A}$	—	V

## 6 Peripheral operating requirements and behaviours

### 6.1 Analog

#### 6.1.1 ADC electrical specifications

The device provides a 12-bit Successive Approximation Register (SAR) Analog-to-Digital Converter.

### 6.1.1.1 Input equivalent circuit and ADC conversion characteristics




Figure 6. Input equivalent circuit

#### NOTE

The ADC performance specifications are not guaranteed if two ADCs simultaneously sample the same shared channel.

Table 20. ADC conversion characteristics (for 12-bit)

Symbol	Parameter	Conditions	Min	Typ <sup>1</sup>	Max	Unit
$f_{CK}$	ADC Clock frequency (depends on ADC configuration) (The duty cycle depends on AD_CK <sup>2</sup> frequency)	—	15.2	80	80	MHz
$f_s$	Sampling frequency	80 MHz	—	—	1.00	MHz
$t_{sample}$	Sample time <sup>3</sup>	80 MHz@ 100 ohm source impedance	250	—	—	ns
$t_{conv}$	Conversion time <sup>4</sup>	80 MHz	700	—	—	ns
$t_{total\_conv}$	Total Conversion time $t_{sample} + t_{conv}$ (for standard and extended channels)	80 MHz	1.5 <sup>5</sup>	—	—	μs
	Total Conversion time $t_{sample} + t_{conv}$ (for precision channels)			1	—	—
$C_S$	ADC input sampling capacitance	—	—	3	5	pF
$C_{P1}$ <sup>6</sup>	ADC input pin capacitance 1	—	—	—	5	pF
$C_{P2}$ <sup>6</sup>	ADC input pin capacitance 2	—	—	—	0.8	pF
$R_{SW1}$ <sup>6</sup>	Internal resistance of analog source	$V_{REF}$ range = 4.5 to 5.5 V	—	—	0.3	kΩ
		$V_{REF}$ range = 3.15 to 3.6 V	—	—	875	Ω

Table continues on the next page...

## 6.1.2 Analog Comparator (CMP) electrical specifications

Table 22. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit
I <sub>DDHS</sub>	Supply current, High-speed mode (EN=1, PMODE=1)	—	—	250	µA
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	—	5	11	µA
V <sub>AIN</sub>	Analog input voltage	V <sub>SS</sub>	—	V <sub>IN1_CMP_REF</sub>	V
V <sub>AIO</sub>	Analog input offset voltage <sup>1</sup>	-42	—	42	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>2</sup> • CR0[HYSTCTR] = 00 • CR0[HYSTCTR] = 01 • CR0[HYSTCTR] = 10 • CR0[HYSTCTR] = 11	— — — — —	1 20 40 60	25 50 70 105	mV
t <sub>DHS</sub>	Propagation Delay, High Speed Mode (Full Swing) <sup>1, 3</sup>	—	—	250	ns
t <sub>DLS</sub>	Propagation Delay, Low power Mode (Full Swing) <sup>1, 3</sup>	—	5	21	µs
	Analog comparator initialization delay, High speed mode <sup>4</sup>	—	4		µs
	Analog comparator initialization delay, Low speed mode <sup>4</sup>	—	100		µs
I <sub>DAC6b</sub>	6-bit DAC current adder (when enabled)				
	3.3V Reference Voltage	—	6	9	µA
	5V Reference Voltage	—	10	16	µA
INL	6-bit DAC integral non-linearity	-0.5	—	0.5	LSB <sup>5</sup>
DNL	6-bit DAC differential non-linearity	-0.8	—	0.8	LSB

1. Measured with hysteresis mode of 00
2. Typical hysteresis is measured with input voltage range limited to 0.6 to V<sub>DD\_HV\_A</sub>-0.6V
3. Full swing = VIH, VIL
4. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
5. 1 LSB = V<sub>reference</sub>/64

**Table 30. Flash memory program and erase specifications (continued)**

Symbol	Characteristic <sup>1</sup>	Typ <sup>2</sup>	Factory Programming <sup>3, 4</sup>		Field Update		Unit
			Initial Max	Initial Max, Full Temp	Typical End of Life <sup>5</sup>	Lifetime Max <sup>6</sup>	
			20°C ≤ T <sub>A</sub> ≤ 30°C	-40°C ≤ T <sub>J</sub> ≤ 150°C	-40°C ≤ T <sub>J</sub> ≤ 150°C	≤ 1,000 cycles	
t <sub>32kers</sub>	32 KB Block erase time	217	360	390	310	1,200	ms
t <sub>32kpgm</sub>	32 KB Block program time	69	100	110	90	1,200	ms
t <sub>64kers</sub>	64 KB Block erase time	315	490	590	420	1,600	ms
t <sub>64kpgm</sub>	64 KB Block program time	138	180	210	170	1,600	ms
t <sub>256kers</sub>	256 KB Block erase time	884	1,520	2,030	1,080	4,000	—
t <sub>256kpgm</sub>	256 KB Block program time	552	720	880	650	4,000	—

1. Program times are actual hardware programming times and do not include software overhead. Block program times assume quad-page programming.
2. Typical program and erase times represent the median performance and assume nominal supply values and operation at 25 °C. Typical program and erase times may be used for throughput calculations.
3. Conditions: ≤ 150 cycles, nominal voltage.
4. Plant Programming times provide guidance for timeout limits used in the factory.
5. Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations.
6. Conditions: -40°C ≤ T<sub>J</sub> ≤ 150°C, full spec voltage.

### 6.3.2 Flash memory Array Integrity and Margin Read specifications

**Table 31. Flash memory Array Integrity and Margin Read specifications**

Symbol	Characteristic	Min	Typical	Max	Units
t <sub>ai16kseq</sub>	Array Integrity time for sequential sequence on 16 KB block.	—	—	512 x Tperiod x Nread	—
t <sub>ai32kseq</sub>	Array Integrity time for sequential sequence on 32 KB block.	—	—	1024 x Tperiod x Nread	—
t <sub>ai64kseq</sub>	Array Integrity time for sequential sequence on 64 KB block.	—	—	2048 x Tperiod x Nread	—
t <sub>ai256kseq</sub>	Array Integrity time for sequential sequence on 256 KB block.	—	—	8192 x Tperiod x Nread	—
t <sub>mr16kseq</sub>	Margin Read time for sequential sequence on 16 KB block.	73.81	—	110.7	μs
t <sub>mr32kseq</sub>	Margin Read time for sequential sequence on 32 KB block.	128.43	—	192.6	μs
t <sub>mr64kseq</sub>	Margin Read time for sequential sequence on 64 KB block.	237.65	—	356.5	μs
t <sub>mr256kseq</sub>	Margin Read time for sequential sequence on 256 KB block.	893.01	—	1,339.5	μs

### 6.3.6 Flash read wait state and address pipeline control settings

The following table describes the recommended RWSC and APC settings at various operating frequencies based on specified intrinsic flash access times of the flash module controller array at 125 °C.

**Table 34. Flash Read Wait State and Address Pipeline Control Combinations**

Flash frequency	RWSC setting	APC setting
0 MHz < fFlash <= 33 MHz	0	0
33 MHz < fFlash <= 100 MHz	2	1
100 MHz < fFlash <= 133 MHz	3	1
133 MHz < fFlash <= 160 MHz	4	1

## 6.4 Communication interfaces

### 6.4.1 DSPI timing

**Table 35. DSPI electrical specifications**

No	Symbol	Parameter	Conditions	High Speed Mode		Low Speed mode		Unit
				Min	Max	Min	Max	
1	t <sub>SCK</sub>	DSPI cycle time	Master (MTFE = 0)	25	—	50	—	ns
			Slave (MTFE = 0)	40	—	60	—	
2	t <sub>CSC</sub>	PCS to SCK delay	—	16	—	—	—	ns
3	t <sub>ASC</sub>	After SCK delay	—	16	—	—	—	ns
4	t <sub>SDC</sub>	SCK duty cycle	—	t <sub>SCK</sub> /2 - 10	t <sub>SCK</sub> /2 + 10	—	—	ns
5	t <sub>A</sub>	Slave access time	SS active to SOUT valid	—	40	—	—	ns
6	t <sub>DIS</sub>	Slave SOUT disable time	ss inactive to SOUT High-Z or invalid	—	10	—	—	ns
7	t <sub>PCSC</sub>	PCSx to PCSS time	—	13	—	—	—	ns
8	t <sub>PASC</sub>	PCSS to PCSx time	—	13	—	—	—	ns
9	t <sub>SUI</sub>	Data setup time for inputs	Master (MTFE = 0)	NA	—	20	—	ns
			Slave	2	—	2	—	
			Master (MTFE = 1, CPHA = 0)	15	—	8 <sup>1</sup>	—	


Table continues on the next page...

**Table 36. Continuous SCK timing**

Spec	Characteristics	Pad Drive/Load	Value	
			Min	Max
tSCK	SCK cycle timing	strong/50 pF	100 ns	-
-	PCS valid after SCK	strong/50 pF	-	15 ns
-	PCS valid after SCK	strong/50 pF	-4 ns	-

**Table 37. DSPI high speed mode I/Os**


DSPI	High speed SCK	High speed SIN	High speed SOUT
DSPI2	GPIO[78]	GPIO[76]	GPIO[77]
DSPI3	GPIO[100]	GPIO[101]	GPIO[98]
SPI1	GPIO[173]	GPIO[175]	GPIO[176]
SPI2	GPIO[79]	GPIO[110]	GPIO[111]

**Figure 8. DSPI classic SPI timing — master, CPHA = 0**

**Table 39. TxD output characteristics (continued)**

Name	Description <sup>1</sup>	Min	Max	Unit
dCCTxD <sub>01</sub>	Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge	—	25	ns
dCCTxD <sub>10</sub>	Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge	—	25	ns

1. All parameters specified for  $V_{DD\_HV\_IOX} = 3.3 \text{ V } -5\%, +\pm 10\%$ ,  $T_J = -40 \text{ }^\circ\text{C} / 150 \text{ }^\circ\text{C}$ , TxD pin load maximum 25 pF.  
 2. For 3.3 V  $\pm 10\%$  operation, this specification is 10 ns.





\*FlexRay Protocol Engine Clock

**Figure 20. TxD Signal propagation delays**

#### 6.4.2.4 RxD

**Table 40. RxD input characteristic**

Name	Description <sup>1</sup>	Min	Max	Unit
C_CCRxD	Input capacitance on RxD pin	—	7	pF
uCCLogic_1	Threshold for detecting logic high	35	70	%
uCCLogic_0	Threshold for detecting logic low	30	65	%
dCCRxD <sub>01</sub>	Sum of delay from actual input to the D input of the first FF, rising edge	—	10	ns
dCCRxD <sub>10</sub>	Sum of delay from actual input to the D input of the first FF, falling edge	—	10	ns

**Figure 22. RMII/MII transmit signal timing diagram****Figure 23. RMII/MII receive signal timing diagram**

#### 6.4.4.2 RMII signal switching specifications

The following timing specs meet the requirements for RMII style interfaces for a range of transceiver devices.

**Table 43. RMII signal switching specifications**

Num	Description	Min.	Max.	Unit
—	EXTAL frequency (RMII input clock RMII_CLK)	—	50	MHz
RMII1	RMII_CLK pulse width high	35%	65%	RMII_CLK period
RMII2	RMII_CLK pulse width low	35%	65%	RMII_CLK period
RMII3	RXD[1:0], CRS_DV, RXER to RMII_CLK setup	4	—	ns
RMII4	RMII_CLK to RXD[1:0], CRS_DV, RXER hold	2	—	ns
RMII7	RMII_CLK to TXD[1:0], TXEN invalid	4	—	ns
RMII8	RMII_CLK to TXD[1:0], TXEN valid	—	15	ns

## MediaLB (MLB) electrical specifications

Ground = 0.0 V; Load Capacitance = 60 pF, input transition= 1 ns ; MediaLB speed = 256/512 Fs; Fs = 48 kHz; all timing parameters specified from the valid voltage threshold as listed below; unless otherwise noted.

**Table 45. MLB 3-Pin 256/512 Fs Timing Parameters**


Parameter	Symbol	Min	Max	Unit	Comment
MLBCLK operating frequency	$f_{mck}$	11.264	25.6	MHz	256xFs at 44.0 kHz, 512xFs at 50.0 kHz
MLBCLK rise time	$t_{mckr}$		3	ns	$V_{IL}$ to $V_{IH}$
MLBCLK fall time	$t_{mckf}$		3	ns	$V_{IH}$ to $V_{IL}$
MLBCLK low time <sup>1</sup>	$t_{mckl}$	30 14	—	ns	256xFs 512xFs
MLBCLK high time	$t_{mckh}$	30 14	—	ns	256xFs 512xFs
MLBSIG/MLBDAT receiver input setup to MLBCLK falling	$t_{dsmcf}$	1	—	ns	—
MLBSIG/MLBDAT receiver input hold from MLBCLK low	$t_{dhmcf}$		$t_{mcfdz}$	—	ns
MLBSIG/MLBDAT output valid from MLBCLK low	$t_{mcfdz}$	0	$t_{mckl}$	ns	<sup>2</sup>
Bus output hold from MLBCLK low	$t_{mdzh}$	4	—	ns	<sup>2</sup>

1. MLBCLK low/high time includes the pulse width variation.
2. The MediaLB driver can release the MLBDAT/MLBSIG line as soon as MLBCLK is low; however, the logic state of the final driven bit on the line must remain on the bus for  $t_{mdzh}$ . Therefore, coupling must be minimized while meeting the maximum load capacitance listed.

Ground = 0.0 V; Load Capacitance = 40 pF, input transition= 1 ns; MediaLB speed = 1024 Fs; Fs = 48 kHz; all timing parameters specified from the valid voltage threshold as listed below; unless otherwise noted.

**Table 46. MLB 3-Pin 1024 Fs Timing Parameters**

Parameter	Symbol	Min	Max	Unit	Comment
MLBCLK Operating Frequency <sup>1</sup>	$f_{mck}$	45.056 - 51.2	- 51.2	MHz MHz	1024 x fs at 44.0 kHz 1024 x fs at 50.0 kHz
MLBCLK rise time	$f_{mckr}$		1	ns	$V_{IL}$ to $V_{IH}$
MLBCLK fall time	$f_{mckf}$		1	ns	$V_{IH}$ to $V_{IL}$
MLBCLK low time	$t_{mckl}$	6.1	—	ns	<sup>2</sup>
MLBCLK high time	$t_{mckh}$	9.3	—	ns	<sup>2</sup>
MLBSIG/MLBDAT receiver input setup to MLBCLK falling	$t_{dsmcf}$	1	—	ns	
MLBSIG/MLBDAT receiver input hold from MLBCLK low	$t_{dhmcf}$		$t_{mcfdz}$	—	ns
MLBSIG/MLBDAT output valid from MLBCLK low	$t_{mcfdz}$	0	$t_{mckl}$	ns	<sup>3</sup>
Bus Hold from MLBCLK low	$t_{mdzh}$	2	—	ns	<sup>3</sup>

**Figure 25. ULPI timing diagram**

### 6.4.7 SAI electrical specifications

All timing requirements are specified relative to the clock period or to the minimum allowed clock period of a device

**Table 48. Master mode SAI Timing**

no	Parameter	Value		Unit
		Min	Max	
	Operating Voltage	2.7	3.6	V
S1	SAI_MCLK cycle time	40	-	ns
S2	SAI_MCLK pulse width high/low	45%	55%	MCLK period
S3	SAI_BCLK cycle time	80	-	BCLK period
S4	SAI_BCLK pulse width high/low	45%	55%	ns
S5	SAI_BCLK to SAI_FS output valid	-	15	ns
S6	SAI_BCLK to SAI_FS output invalid	0	-	ns
S7	SAI_BCLK to SAI_TXD valid	-	15	ns
S8	SAI_BCLK to SAI_TXD invalid	0	-	ns
S9	SAI_RXD/SAI_FS input setup before SAI_BCLK	28	-	ns
S10	SAI_RXD/SAI_FS input hold after SAI_BCLK	0	-	ns

## 6.5.4 External interrupt timing (IRQ pin)

Table 53. External interrupt timing specifications

No.	Symbol	Parameter	Conditions	Min	Max	Unit
1	$t_{IPWL}$	IRQ pulse width low	—	3	—	$t_{CYC}$
2	$t_{IPWH}$	IRQ pulse width high	—	3	—	$t_{CYC}$
3	$t_{ICYC}$	IRQ edge to edge time	—	6	—	$t_{CYC}$

These values applies when IRQ pins are configured for rising edge or falling edge events, but not both.




Figure 34. External interrupt timing

## 7 Thermal attributes

### 7.1 Thermal attributes

Board type	Symbol	Description	176LQFP	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	45.5	°C/W	<a href="#">1, 2</a>
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	23.1	°C/W	<a href="#">1, 2, 3</a>
Single-layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	34.8	°C/W	<a href="#">1, 3</a>
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	16	°C/W	<a href="#">1, 3</a>
—	$R_{\theta JB}$	Thermal resistance, junction to board	9.4	°C/W	<a href="#">4</a>
—	$R_{\theta JCtop}$	Thermal resistance, junction to case top	9.5	°C/W	<a href="#">5</a>
—	$R_{\theta JCbottom}$	Thermal resistance, junction to case bottom	0.2	°C/W	<a href="#">6</a>

Table continues on the next page...

## Thermal attributes

Board type	Symbol	Description	176LQFP	Unit	Notes
—	$\Psi_{JT}$	Thermal characterization parameter, junction to package top	0.2	°C/W	7

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance
2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
3. Per JEDEC JESD51-6 with the board horizontal.
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal resistance between the die and the solder pad on the bottom of the package based on simulation without any interface resistance.
7. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

Board type	Symbol	Description	324 MAPBGA	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	25.5	°C/W	1, 2
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	19.0	°C/W	1,23
Single-layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	18.1	°C/W	1, 3
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	14.8	°C/W	1,3
—	$R_{\theta JB}$	Thermal resistance, junction to board	10.4	°C/W	4
—	$R_{\theta JC}$	Thermal resistance, junction to case	8.4	°C/W	5
—	$\Psi_{JT}$	Thermal characterization parameter, junction to package top natural convection)	0.45	°C/W	6
—	$\Psi_{JB}$	Thermal characterization parameter, junction to package top natural convection)	2.65	°C/W	7

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.,
2. Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
3. Per JEDEC JESD51-6 with the board horizontal
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.
7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

Board type	Symbol	Description	256 MAPBGA	Unit	Notes
Single-layer (1s)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	39.5	°C/W	<a href="#">1, 2</a>
Four-layer (2s2p)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	22.9	°C/W	<a href="#">1, 23</a>
Single-layer (1s)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	28.5	°C/W	<a href="#">1, 3</a>
Four-layer (2s2p)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	18.3	°C/W	<a href="#">1, 3</a>
—	R <sub>θJB</sub>	Thermal resistance, junction to board	9.5	°C/W	<a href="#">4</a>
—	R <sub>θJC</sub>	Thermal resistance, junction to case	5.8	°C/W	<a href="#">5</a>
—	Ψ <sub>JT</sub>	Thermal characterization parameter, junction to package top outside center (natural convection)	0.2	°C/W	<a href="#">6</a>
—	Ψ <sub>JB</sub>	Thermal characterization parameter, junction to package bottom outside center (natural convection)	6.4	°C/W	<a href="#">7</a>

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.,
2. Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
3. Per JEDEC JESD51-6 with the board horizontal
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.
7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

## 8 Dimensions

### 8.1 Obtaining package dimensions

Package dimensions are provided in package drawing.

To find a package drawing, go to [www.nxp.com](http://www.nxp.com) and perform a keyword search for the drawing's document number:

Package	NXP Document Number
176-pin LQFP-EP	98ASA00673D
256 MAPBGA	98ASA00346D
324 MAPBGA	98ASA10582D