

#### onsemi - LC87F7NJ2AVUEJ-2H Datasheet



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Active
Core Processor	-
Core Size	8-Bit
Speed	18MHz
Connectivity	SIO, UART/USART
Peripherals	LCD, PWM, WDT
Number of I/O	29
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 15x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-PQFP/QIP (20x14)
Purchase URL	https://www.e-xfl.com/product-detail/onsemi/lc87f7nj2avuej-2h

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

■ High-speed Clock Counter

- 1) Can count clocks with a maximum clock rate of 20MHz (at a main clock of 10MHz).
- 2) Can generate output real-time.
- Serial Interfaces
  - SIO0 : 8-bit synchronous serial interface
    - 1) LSB first/MSB first made selectable
    - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3tCYC)
    - 3) Automatic continuous data transmission (1 to 256 bits specifiable in 1-bit units, suspension and resumption of data transmission possible in 1-byte units)
  - SIO1 : 8-bit asynchronous/synchronous serial interface
    - Mode 0 : Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
    - Mode 1 : Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
    - Mode 2 : Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
    - Mode 3 : Bus mode 2 (start detect, 8 data bits, stop detect)
- UART1
  - Full duplex
  - 7/8/9 bit data bits selectable
  - 1 stop bit (2 bits in continuous data transmission)
  - Built-in baudrate generator
- UART2
  - Full duplex
  - 7/8/9 bit data bits selectable
  - 1 stop bit (2 bits in continuous data transmission)
  - Built-in baudrate generator
- AD Converter : 12 bits × 15 channels
- PWM : Multi frequency 12-bit PWM × 2 channels
- Infrared Remote Control Receiver Circuit1
  - 1) Noise reduction function (Time constant of noise reduction filter : approx. 120µs, when selecting a 32.768kHz crystal oscillator as a reference clock)
  - 2) Supporting reception formats with a guide-pulse of half-clock/clock/none.
  - 3) Determines a end of reception by detecting a no-signal periods (No carrier). (Supports same reception format with a different bit length.)
  - 4) X'tal HOLD mode cancellation function
- Infrared Remote Control Receiver Circuit2
  - 1) Noise reduction function
    - (Time constant of noise reduction filter: approx.  $120\mu s$ , when selecting a 32.768 kHz crystal oscillator as a reference clock.)
  - 2) Supporting reception formats with a guide-pulse of half-clock/clock/none.
  - 3) Determines a end of reception by detecting a no-signal periods (No carrier).
    - (Supports same reception format with a different bit length.)
  - 4) X'tal HOLD mode cancellation function
- Watchdog Timer
  - 1) External RC watchdog timer
  - 2) Interrupt and reset signals selectable
- Clock Output Function
  - 1) Can output selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, or 1/64 as a system clock.
  - 2) Can output the source oscillation clock for the sub clock.

#### ■ Interrupt Source Flags

- 31 sources, 10 vector addresses
  - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
  - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INTO
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4/remote control receiver1
4	0001BH	H or L	INT3/base timer/INT5/ remote control receiver2
5	00023H	H or L	T0H/INT6
6	0002BH	H or L	T1L/T1H/INT7
7	00033H	H or L	SIO0/UART1 receive/ UART2 receive/T8L/T8H
8	0003BH	H or L	SIO1/UART1 transmit/ UART2 transmit
9	00043H	H or L	ADC/MIC/T6/T7/PWM4/PWM5
10	0004BH	H or L	Port 0/T4/T5

<sup>•</sup> Priority levels X > H > L

• Of interrupts of the same level, the one with the smallest vector address takes precedence.

• IFLG (List of interrupt source flag function)

1) Shows a list of interrupt source flags that caused a branching to a particular vector address.

#### ■ Subroutine Stack Levels

- 4096/2048 levels maximum (The stack is allocated in RAM.)
- High-speed Multiplication/Division Instructions
  - 16 bits  $\times$  8 bits (5 tCYC execution time)
  - 24 bits  $\times$  16 bits (12 tCYC execution time)
  - 16 bits ÷ 8 bits (8 tCYC execution time)
  - 24 bits ÷ 16 bits (12 tCYC execution time)
- Oscillation Circuits
  - RC oscillation circuit (internal) : For system clock
  - CF oscillation circuit : For system clock, with internal Rf and external Rd
  - Crystal oscillation circuit : For low-speed system clock, with internal Rf and external Rd
  - Multifrequency RC oscillation circuit (internal) : For system clock
    - 1) Adjustable in  $\pm 4\%$  (typ) increments from the selected center frequency.
    - 2) Measures the frequency of the source oscillation clock using the input signal from XT1 as the reference.
- System Clock Divider Function
  - Can run on low current.
  - The minimum instruction cycle selectable from 300ns, 600ns, 1.2µs, 2.4µs, 4.8µs, 9.6µs, 19.2µs, 38.4µs, and 76.8µs (at a main clock rate of 10MHz).

Standby Function

- HALT mode : Halts instruction execution while allowing the peripheral circuits to continue operation
  - (Some parts of the serial transfer function stop operation).
    - 1) Oscillation is not stopped automatically.
  - 2) Canceled by a system reset or occurrence of an interrupt
- HOLD mode : Suspends instruction execution and the operation of the peripheral circuits.
  - 1) The CF, RC, X'tal, and multifrequency RC oscillators automatically stop operation.
  - 2) There are three ways of resetting the HOLD mode.
    - (1) Setting the reset pin to the low level
    - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
    - (3) Having an interrupt source established at port 0
- X'tal HOLD mode : Suspends instruction execution and the operation of the peripheral circuits except the base timer and infrared remote controller circuit.
  - 1) The CF, RC, and multifrequency RC oscillators automatically stop operation.
  - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
  - 3) There are five ways of resetting the X'tal HOLD mode.
    - (1) Setting the reset pin to the low level
    - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
    - (3) Having an interrupt source established at port 0
    - (4) Having an interrupt source established in the base timer circuit
    - (5) Having an interrupt source established in the infrared remote control receiver circuit
- On-chip Debugger Function
  - Supports software debugging with the IC mounted on the target board.
- Package Form
  - QIP100E(14×20) : Pb-Free / Halogen Free type
  - TQFP100(14×14) : Pb-Free / Halogen Free type [Under Development]
- Development Tools
  - On-chip Debugger : TCB87 TypeB +LC87F7Nxx A or TCB87 TypeC (3Lines Cable) +LC87F7NxxA

■ Flash ROM Programming boards

Package	Programming Boards
QIP100E(14×20)	W87FQ100
TQFP100(14×14)	W87FSQ100

#### ■ Flash ROM Programmer

Maker		Model	Supported Version	Device
	Single Programmer	AF9709C	(Note 2)	LC87F7NP6A LC87F7NJ2A LC87F7NC8A
Flash Support Group, Inc (FSG)	Gang	AF9723/AF9723B(main unit) (including models manufactured by Ando Electric Co., Ltd.)	(Note 2)	LC87F7NP6A
	Programmer	AF9833(unit) (including models manufactured by Ando Electric Co., Ltd.)	(Note 2)	LC87F7NJ2A LC87F7NC8A
Flash Support Group, Inc (FSG) +Our company (Note 1)	In-circuit Single/Gang Programmer	AF9101/AF9103(main unit) (manufactured by FSG) SIB87 Type C (Interface Driver) (Our company model)	(Note 2)	LC87F7NP6A LC87F7NJ2A LC87F7NC8A
	Single/Gang Programmer	SKK Type B / Type C (SanyoFWS)	Application Version	LC87F7NP6A
Our company	In-circuit Single/Gang Programmer	SKK-DBG Type B /Type C (SanyoFWS)	1.08or later Chip Data Version 2.44 later	LC87F7NJ2A LC87F7NC8A


Contact information about the AF series : Flash Support Group Company (TOA ELECTRONICS, Inc.) Phone : 81-53-428-8380 E-mail : sales@j-fsg.co.jp

- Note1 : On-board-programmer from FSG (AF9101/AF9103) and serial interface driver from our company (SIB87) together can give a PC-less, standalone on-board-programming capabilities.
- Note2 : It needs a special programming devices and applications depending on the use of programming environment. Please ask FSG or our company for the information.

#### **Package Dimensions**

unit : mm

PQFP100 14x20 / QIP100E CASE 122BV ISSUE A




\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " - ", may or may not be present.

NOTE: The measurements are not to guarantee but for reference only.


\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### **Pin Assignment**

QIP100E(14×20), Pb-Free/Halogen Free type



### System Block Diagram



# **Pin Description**

Pin Name	I/O			D	escription			Option
V <sub>SS</sub> 1 V <sub>SS</sub> 2	-	– power sup	oly pin					No
V <sub>SS</sub> 3 V <sub>DD</sub> 1 V <sub>DD</sub> 2 V <sub>DD</sub> 3	-	+ power supp	oly pin					No
Port 0	I/O	• 8-bit I/O por	t					Yes
P00 to P07		<ul> <li>I/O specifial</li> <li>Pull-up resisted</li> <li>Input for HC</li> <li>Input for pool</li> <li>Shared pins</li> <li>PO3: INT6 i</li> <li>PO4: INT7 i</li> <li>PO5: Clock</li> <li>PO6: Timer</li> <li>PO7: Timer</li> </ul>	ble in 1-bit units stors can be turn DLD release t 0 interrupt input output (system c 6 toggle output 7 toggle output	ed on and off in 1 lock/can selected	t from sub clock)			
Port 1	I/O	• 8-bit I/O por		GP0 to DBGP2(P	00 to P02)			Yes
P10 to P17		<ul> <li>I/O specifia</li> <li>Pull-up resi</li> <li>Shared pins</li> <li>P10: SIO0</li> <li>P11: SIO0</li> <li>P12: SIO0</li> <li>P13: SIO1</li> <li>P14: SIO1</li> <li>P15: SIO1</li> <li>P16: Timer</li> </ul>	ble in 1-bit units stors can be turn data output data input/bus I/C clock I/O data output data input/bus I/C clock I/O 1PWML output	)	I-bit units.			
Port 3	I/O		1PWMH output/l	beeper output				Yes
P30 to P35		Pull-up resi Shared pins P30 to P33 P34 to P35 P30: PWM4 P31: PWM8 P32: UART P33: UART P34: UART. P35: UART	tput for LCD ole in 1-bit units stors can be turn imer 0H captur INT5 input/HOL timer 0H captur cutput/INT6 inp coutput 1 transmit 1 receive 2 transmit/INT7 i	e input D release input/ti	imer 1 event input imer 1 event input re 1 input pture 1 input			
		INT4 INT5 INT6 INT7	Rising enable enable enable enable	Falling enable enable enable enable	Rising & Falling enable enable enable enable	H level disable disable disable disable	L level disable disable disable disable	

Continued on next page.

## LC87F7NJ2A

Pin Name	I/O				Description			Option		
Port 7	I/O	• 4-bit I/O por	t					No		
P70 to P73		<ul> <li>I/O specifiab</li> </ul>	le in 1-bit units							
		<ul> <li>Pull-up resis</li> </ul>	tors can be turr	ed on and off in	n 1-bit units.					
		<ul> <li>Shared pins</li> </ul>								
		P70: INT0 ir	put/HOLD relea	ase input/timer (	OL capture input/	watchdog timer	output			
		P71: INT1 ir	put/HOLD relea	ase input/timer (	OH capture input					
		P72: INT2 ir	put/HOLD relea	ase input/timer (	0 event input/tim	er 0L capture in	put/			
			eed clock coun							
		P73: INT3 ir	put (with noise	filter)/timer 0 ev	/ent input/timer 0	H capture input	1			
		remote	control receive	r input						
		AD converte	er input ports: Al	N8 (P70), AN9 (	(P71)					
		Interrupt ackn	owledge type		•		· · · · · · · · · · · · · · · · · · ·			
			Rising	Falling	Rising &	H level	L level			
			Kisilig	r ann g	Falling	11 level	LIEVEI			
		INT0	enable	enable	disable	enable	enable			
		INT1	enable	enable	disable	enable	enable			
		INT2	enable	enable	enable	disable	disable			
		INT3	enable	enable	enable	disable	disable			
Port 8	I/O	• 8-bit I/O por	t					No		
P80 to P87		<ul> <li>I/O specifiab</li> </ul>	le in 1-bit units							
		Shared pins								
		AD converte	er input ports: Al	N0 to AN7						
		Small signal	detector input	oort: MICIN (P8	7)					
S0/PA0 to	I/O	Segment ou	Segment output for LCD							
S7/PA7		• Can be used	Can be used as general-purpose I/O port (PA)							
S8/PB0 to	I/O	<ul> <li>Segment ou</li> </ul>	Segment output for LCD							
S15/PB7		• Can be used	Can be used as general-purpose I/O port (PB)							
S16/PC0 to	I/O	<ul> <li>Segment ou</li> </ul>	tput for LCD					No		
S23/PC7		• Can be used	d as general-pui	pose I/O port (I	PC)					
S24/PD0 to	I/O	Segment ou	tput for LCD	· · · · ·				No		
S31/PD7		Can be used	d as general-pui	pose I/O port (I	PD)					
S32/PE0 to	I/O	Segment ou	tput for LCD	· · · ·	· ·			No		
S39/PE7		0	d as general-pui	pose I/O port (I	PE)					
S40/PF0 to	I/O	Segment ou			,			No		
S47/PF7		•	d as general-pui	pose I/O port (I	PF)					
		PF6: INT6 in	iput							
		PF7: INT7 in	iput							
COM0/PL0 to	I/O	Common ou	tput for LCD					No		
COM3/PL3		Can be used	d as general-pui	pose input port	(PL)					
V1/PL4 to	I/O	LCD output	bias power sup	oly	· ·			No		
V3/PL6		Can be used	d as general-pu	pose input port	(PL)					
		<ul> <li>Shared pins</li> </ul>								
		AD converte	er input ports: Al	N12 (V1) to AN	14 (V3)					
			ugger pins: DB							
RES	Input	Reset pin						No		
XT1	Input	• 32.768kHz c	rystal oscillator	input pin				No		
		Shared pins								
		•	pose input port							
		-	nected to V	l if not to be use	ed					
			er input port: AN							
XT2	I/O		rystal oscillator					No		
		Shared pins								
			pose I/O port							
			for oscillation a	nd kept open if	not to be used					
	1	111131 00 301	. Si Soomation a							
		AD converto	r input port. AN	11						
CF1	Input		er input port: AN nator input pin	11				No		

### **Absolute Maximum Ratings** at $Ta = 25^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

	Parameter	Symbol	Pin/Remarks	Conditions			Speci	fication	
		Symbol	FILITCETHAIKS	Conditions	V <sub>DD</sub> [V]	min	typ	max	uni
Maximum supply voltage		V <sub>DD</sub> max	V <sub>DD</sub> 1, V <sub>DD</sub> 2, V <sub>DD</sub> 3	V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 3		-0.3		+4.6	
supply voltage for LCD		VLCD	V1/PL4, V2/PL5, V3/PL6	V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 3		-0.3		V <sub>DD</sub>	
Inp	out voltage	V <sub>I</sub> (1)	Port L XT1, CF1, RES			-0.3		V <sub>DD</sub> +0.3	v
		V <sub>I</sub> (2)	V <sub>DD</sub> 2, V <sub>DD</sub> 3			V <sub>SS</sub>		V <sub>DD</sub> +0.1	
Inp	out/output voltage	V <sub>IO</sub> (1)	Ports 0, 1, 3, 7, 8 Ports A, B, C, D, E, F, XT2			-0.3		V <sub>DD</sub> +0.3	
	Peak output current	IOPH(1)	Ports 0, 1, 32 to 35	CMOS output selected     Current at each pin		-10			
		IOPH(2)	Ports 30, 31	CMOS output selected     Current at each pin		-20			
		IOPH(3)	Ports 71 to 73	Current at each pin		-5			
		IOPH(4)	Ports A, B, C, D, E, F	Current at each pin		-5			
ent	Mean output current	IOMH(1)	Ports 0, 1, 32 to 35	CMOS output selected     Current at each pin		-7.5			
High level output current	(Note 1-1)	IOMH(2)	Ports 30, 31	CMOS output selected     Current at each pin		-15			
l out	Total output	IOMH(3)	Ports 71 to 73	Current at each pin		-3			
leve		IOMH(4)	Ports A, B, C, D, E, F	Current at each pin		-3			
ligh		$\Sigma IOAH(1)$	Ports 0, 1, 32 to 35	Total of all pins		-25			
-	current	ΣIOAH(2)	Ports 30, 31	Total of all pins		-25			
		ΣIOAH(3)	Ports 0, 1, 3	Total of all pins		-45			
		ΣIOAH(4)	Ports 71 to 73	Total of all pins		-5			
		ΣIOAH(5)	Ports A, B, C	Total of all pins		-25			
		ΣIOAH(6)	Ports D, E, F	Total of all pins		-25			
		ΣIOAH(7)	Ports A, B, C, D, E, F	Total of all pins		-45			m
	Peak output	IOPL(1)	Ports 0, 1, 32 to 35	Current at each pin				20	110
	current	IOPL(2)	Ports 30, 31	Current at each pin				30	
		IOPL(3)	Ports 7, 8 XT2	Current at each pin				10	
		IOPL(4)	Ports A, B, C, D, E, F	Current at each pin				10	
	Mean output	IOML(1)	Ports 0, 1, 32 to 35	Current at each pin				15	
ent	current	IOML(2)	Ports 30, 31	Current at each pin				20	
Low level output currer	(Note 1-1)	IOML(3)	Ports 7, 8 XT2	Current at each pin				7.5	
out		IOML(4)	Ports A, B, C, D, E, F	Current at each pin				7.5	
leve	Total output	ΣOAL(1)	Ports 0,1,32 to 35	Total of all pins				45	
NO_	current	ΣIOAL(2)	Ports 30, 31	Total of all pins				45	
_		ΣIOAL(3)	Ports 0, 1, 3	Total of all pins				80	
		ΣIOAL(4)	Ports 7, 8 XT2	Total of all pins				20	
		ΣIOAL(5)	Ports A, B, C	Total of all pins				45	
		ΣIOAL(6)	Ports D, E, F	Total of all pins				45	
		ΣIOAL(7)	Ports A, B, C, D, E, F	Total of all pins				80	
Ма	ximum power	Pd max	QIP100E(14×20)	Ta=-40 to +85°C				215	
dis	sipation		TQFP100(14×14)	Ta=-40 to +85°C				under	m\
	erating ambient	Topr				-40		+85	~
	orage ambient nperature	Tstg				-55		+125	°(

Note 1-1: The mean output current is a mean value measured over 100ms.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### LC87F7NJ2A

Parameter	Symbol	Pin/Remarks	Conditions			Specifi	cation	
1 alameter	Gymbol	T III/Remaiks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Operating	V <sub>DD</sub> (1)	V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 3	0.167µs≤tCYC≤200µs		2.7		3.6	
supply voltage (Note 2-1)			0.356µs≤tCYC≤200µs		2.5		3.6	
Memory sustaining supply voltage	VHD	V <sub>DD</sub> 1	RAM and register contents sustained in HOLD mode.		2.0		3.6	
High level input voltage	∨ <sub>IH</sub> (1)	Ports 0, 3, 8 Ports A, B, C, D, E, F Port L	Output disabled	2.5 to 3.6	0.3V <sub>DD</sub> +0.7		V <sub>DD</sub>	
	V <sub>IH</sub> (2)	Port 1 Ports 71 to 73 P70 port input/ interrupt side	<ul> <li>Output disabled</li> <li>When INT1VTSL=0 (P71 only)</li> </ul>	2.5 to 3.6	0.3V <sub>DD</sub> +0.7		V <sub>DD</sub>	
	V <sub>IH</sub> (3)	P71 interrupt side	Output disabled     When INT1VTSL=1	2.5 to 3.6	0.85V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (4)	P87 small signal input side	Output disabled	2.5 to 3.6	0.75V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (5)	P70 watchdog timer side	Output disabled	2.5 to 3.6	0.9V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH</sub> (6)	XT1, XT2, CF1, RES		2.5 to 3.6	0.75V <sub>DD</sub>		V <sub>DD</sub>	
Low level input voltage	∨ <sub>IL</sub> (1)	Ports 0, 3, 8 Ports A, B, C, D, E, F Port L	Output disabled	2.5 to 3.6	V <sub>SS</sub>		0.2V <sub>DD</sub>	
	∨ <sub>IL</sub> (2)	Port 1 Ports 71 to 73 P70 port input/ interrupt side	<ul> <li>Output disabled</li> <li>When INT1VTSL=0 (P71 only)</li> </ul>	2.5 to 3.6	V <sub>SS</sub>		0.2V <sub>DD</sub>	
	∨ <sub>IL</sub> (3)	P71 interrupt side	Output disabled     When INT1VTSL=1	2.5 to 3.6	V <sub>SS</sub>		0.45V <sub>DD</sub>	
	V <sub>IL</sub> (4)	P87 small signal input side	Output disabled	2.5 to 3.6	V <sub>SS</sub>		0.25V <sub>DD</sub>	
	V <sub>IL</sub> (5)	P70 watchdog timer side	Output disabled	2.5 to 3.6	V <sub>SS</sub>		0.8V <sub>DD</sub> -1.0	
	V <sub>IL</sub> (6)	XT1, XT2, CF1, RES		2.5 to 3.6	V <sub>SS</sub>		0.25V <sub>DD</sub>	
Instruction cycle	tCYC			2.7 to 3.6	0.167		200	
time (Note 2-2)				2.5 to 3.6	0.356		200	μS
External system clock frequency	FEXCF(1)	CF1	<ul> <li>CF2 pin open</li> <li>System clock frequency division ratio=1/1</li> <li>External system clock duty=50±5%</li> </ul>	2.5 to 3.6	0.1		18	MH
			CF2 pin open     System clock frequency     division ratio=1/2	2.5 to 3.6	0.2		36	

### Allowable Operating Range at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

 division ratio=1/2
 division ratio=1/2

 Note 2-1: V<sub>DD</sub> must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Continued on next page.

5						Specific	ation	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Oscillation frequency range	FmCF(1)	CF1, CF2	• 18MHz ceramic oscillation     • See Fig. 1.	2.7 to 3.6		18		
(Note 2-3)	FmCF(2)	CF1, CF2	8MHz ceramic oscillation     See Fig. 1.	2.5 to 3.6		8		
	FmRC		Internal RC oscillation	2.5 to 3.6	0.3	1.0	2.0	1
	FmVMRC(1)		<ul> <li>Frequency variable RC source oscillation</li> <li>When VMRAJ2 to 0=4, VMFAJ2 to 0=0, VMSL4M=0</li> </ul>	2.5 to 3.6		10		MH
	FmVMRC(2)		Frequency variable RC source oscillation     When VMRAJ2 to 0=4, VMFAJ2 to 0=0, VMSL4M=1	2.5 to 3.6		4		
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation     See Fig. 2.	2.5 to 3.6		32.768		kHz
Frequency	OpVMRC(1)		When VMSL4M=0	2.5 to 3.6	8	10	12	
variable RC oscillation usable range	OpVMRC(2)		When VMSL4M=1	2.5 to 3.6	3.5	4	4.5	MHz
Frequency variable RC	VmADJ(1)		Each step of VMRAJn (Wide range)	2.5 to 3.6	8	24	64	
oscillation adjustment range	VmADJ(2)		Each step of VMFAJn (Small range)	2.5 to 3.6	1	4	8	%

Note 2-3: See Tables 1 and 2 for the oscillation constants.

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

# **Electrical Characteristics** at Ta = $-40^{\circ}$ C to $+85^{\circ}$ C, V<sub>SS</sub>1 = V<sub>SS</sub>2 = V<sub>SS</sub>3 = 0V

5						Specifica	ation	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
High level input	I <sub>IH</sub> (1)	Ports 0, 1, 3, 7, 8	Output disabled					
current		Ports A, B, C, D, E,	Pull-up resistor off	2.5 to 3.6			1	
		F	• $V_{IN}=V_{DD}$ (Including output Tr's	2.5 10 3.0			1	
		Port L	off leakage current)					
	I <sub>IH</sub> (2)	RES	V <sub>IN</sub> =V <sub>DD</sub>	2.5 to 3.6			1	
	I <sub>IH</sub> (3)	XT1, XT2	<ul> <li>For input port specification</li> </ul>	2.5 to 3.6			4	
			• V <sub>IN</sub> =V <sub>DD</sub>	2.5 10 3.6			I	
	I <sub>IH</sub> (4)	CF1	V <sub>IN</sub> =V <sub>DD</sub>	2.5 to 3.6			15	
	I <sub>IH</sub> (5)	P87 small signal	VIN=VBIS+0.5V	0.5 40.0 0	4.5		10	
		input side	(VBIS: Bias voltage)	2.5 to 3.6	1.5	5.5	10	
Low level input	I <sub>IL</sub> (1)	Ports 0, 1, 3, 7, 8	Output disabled					μA
current		Ports A, B, C, D, E,	Pull-up resistor off	2.5 to 3.6	-1			
		F	• $V_{IN}=V_{SS}$ (Including output Tr's	2.5 10 5.0	-1			
		Port L	off leakage current)					
	I <sub>IL</sub> (2)	RES	VIN=VSS	2.5 to 3.6	-1			
	I <sub>IL</sub> (3)	XT1, XT2	<ul> <li>For input port specification</li> </ul>	25 to 26	1			
			• V <sub>IN</sub> =V <sub>SS</sub>	2.5 to 3.6	-1			
	I <sub>IL</sub> (4)	CF1	VIN=VSS	2.5 to 3.6	-15			
	I <sub>IL</sub> (5)	P87 small signal	V <sub>IN</sub> =VBIS-0.5V	0.5 45 0.0	10		4.5	
		input side	(VBIS: Bias voltage)	2.5 to 3.6	-10	-5.5	-1.5	

Continued on next page.

	<b>D</b> .		Ourseland.	Dia (Deverendue				Speci	fication	
	Pa	arameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	See Fig. 6.		2			
	Ì	Low level	tSCKL(1)				1			
	Ś	pulse width		_						
	Input clock	High level pulse width	tSCKH(1)			2.5 to 3.6	1			
Serial clock	u		tSCKHA(1)		Continuous data transmission/reception mode     See Fig. 6. (Note 4-1-2)		4			tCY
		Frequency	tSCK(2)	SCK0(P12)	CMOS output selected     See Fig. 6.		4/3			
	ъ.	Low level pulse width	tSCKL(2)					1/2		
	Output clock	High level pulse width	tSCKH(2)			2.5 to 3.6		1/2		tSC
Out	nO		tSCKHA(2)		Continuous data transmission/reception mode     CMOS output selected     See Fig. 6.		tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC	tCY
Indu	Da	ta setup time	tsDI(1)	SB0(P11), SI0(P11)	Must be specified with respect to rising edge of SIOCLK.		0.03			
Serial Input	Da	ta hold time	thDI(1)	-	• See Fig. 6.	2.5 to 3.6	0.03			
	clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode (Note 4-1-3)				(1/3)tCYC +0.05	μs
serial output	Input clock		tdD0(2)	1	Synchronous 8-bit mode     (Note 4-1-3)	2.5 to 3.6			1tCYC +0.05	
Seria	Output clock		tdD0(3)		(Note 4-1-3)				(1/3)tCYC +0.05	

### Serial I/O Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$ , $0.190\mu s \le tCYC \le 200\mu s$ SIO0 Serial I/O Characteristics (Note 4-1-1) at $V_{DD} = 2.7$ V to 3.6V $0.190\mu s \le tCYC \le 200\mu s$

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SIORUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.

SIO1 Serial I/O Characteristics (Note 4-2-1)								
Parameter	Symbol	Pin/Remarks	Conditions					

Parameter		Deremeter	Sumbol	Pin/Remarks	Conditions		Specification			
	1 1		Symbol	FIN/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
		Frequency	tSCK(3)	SCK1(P15)	See Fig. 6.		2			
	sсk									
	Input clock	Low level pulse width	tSCKL(3)			2.5 to 3.6	1			
×	Inp	High level	tSCKH(3)	-		-				tCYC
Serial clock		pulse width	100111(0)				1			
erial		Frequency	tSCK(4)	SCK1(P15)	CMOS output selected		2			
Ŵ	ock			-	• See Fig. 6.		2			
	Output clock	Low level	tSCKL(4)			2.5 to 3.6		1/2		
	utp	pulse width		-						tSCK
	0	High level pulse width	tSCKH(4)					1/2		
	Do	ta setup time	tsDI(2)	SB1(P14),	Must be specified with					
ŧ	Da	ta setup time	(3D1(2)	SI1(P14),	respect to rising edge of	2.5 to 3.6	0.03			
inpu				0.1(0.1.)	SIOCLK.	210 10 010	0.00			
Serial input	Da	ta hold time	thDI(2)		• See Fig. 6.					
Ň						2.5 to 3.6	0.03			
	Ou	tput delay time	tdD0(4)	SO1(P13),	Must be specified with					
				SB1(P14)	respect to falling edge of					μS
out				· · ·	SIOCLK.					
Serial output	out				<ul> <li>Must be specified as the</li> </ul>	2.5 to 3.6			(1/3)tCYC	
erial					time to the beginning of	2.5 to 3.6			+0.05	
Se					output state change in					
					open drain output mode.					
					See Fig. 6.					

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

Demonster	O mark al	Dia (Deservertes	Conditions		Specification				
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
High/low	tPIH(1)	INT0(P70),	<ul> <li>Interrupt source flag can be set.</li> </ul>						
level pulse	tPIL(1)	INT1(P71),	<ul> <li>Event inputs for timer 0 or 1 are</li> </ul>						
width		INT2(P72),	enabled.						
		INT4(P30 to P33),		2.5 to 3.6	1				
		INT5(P34 to P35),							
		INT6(P30),							
		INT7(P34)							
	tPIH(2)	INT3(P73) when noise filter	<ul> <li>Interrupt source flag can be set.</li> </ul>	2.5 to 3.6	2			tCYC	
	tPIL(2)	time constant is 1/1	• Event inputs for timer 0 are enabled.	2.5 10 3.6	2				
	tPIH(3)	INT3(P73) when noise filter	<ul> <li>Interrupt source flag can be set.</li> </ul>	254226	64				
	tPIL(3)	time constant is 1/32	• Event inputs for timer 0 are enabled.	2.5 to 3.6	64				
	tPIH(4)	INT3(P73) when noise filter	<ul> <li>Interrupt source flag can be set.</li> </ul>	2.5 to 3.6	256				
	tPIL(4)	time constant is 1/128	• Event inputs for timer 0 are enabled.	2.5 10 3.6	200				
	tPIH(5)	MICIN(P87)	Condition that signal is accepted to	2 E to 2 C	1				
	tPIL(5)		small signal detection counter.	2.5 to 3.6	1				
	tPIH(6)	RMIN(P73)	Condition that signal is accepted to	2.5 to 2.6		4		RMCK	
	tPIL(6)		remote control receiver circuit.	2.5 to 3.6	4			(Note 5-1)	
	tPIL(7)	RES	Resetting is enabled.	2.5 to 3.6	200			μS	

Note 5-1: RMCK is an unit for the base clock (40tCYC/50tCYC/Sub-Clock) of remote control receiver circuit.

### LC87F7NJ2A

# **Consumption Current Characteristics** at Ta = $-40^{\circ}$ C to $+85^{\circ}$ C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0$ V

Deremeter	Cumbal	Pin/	Conditions		Specification				
Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
Normal mode consumption current (Note 7-1)	IDDOP(1)	V <sub>DD</sub> 1 =V <sub>DD</sub> 2 =V <sub>DD</sub> 3	<ul> <li>FmCF=18MHz ceramic oscillation mode</li> <li>FmX'tal=32.768kHz crystal oscillation mode</li> <li>System clock set to 12MHz side</li> <li>Internal RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	2.7 to 3.6		6.1	15.6		
	IDDOP(2)		<ul> <li>FmCF=8MHz ceramic oscillation mode</li> <li>FmX'tal=32.768kHz crystal oscillation mode</li> <li>System clock set to 12MHz side</li> <li>Internal RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	2.5 to 3.6		3.9	8.8		
	IDDOP(3)		<ul> <li>FmCF=0Hz (oscillation stopped)</li> <li>FmX'tal=32.768kHz crystal oscillation mode</li> <li>System clock set to internal RC oscillation</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/2 frequency division ratio</li> </ul>	2.5 to 3.6		0.4	1.7	mA	
	IDDOP(4)		<ul> <li>FmCF=0Hz (oscillation stopped)</li> <li>FmX'tal=32.768kHz crystal oscillation mode</li> <li>Internal RC oscillation stopped.</li> <li>System clock set to 10MHz with frequency variable RC oscillation</li> <li>1/1 frequency division ratio</li> </ul>	2.5 to 3.6		4.3	12.0		
	IDDOP(5)		<ul> <li>FmCF=0Hz (oscillation stopped)</li> <li>FmX'tal=32.768kHz crystal oscillation mode</li> <li>Internal RC oscillation stopped.</li> <li>System clock set to 4MHz with frequency variable RC oscillation</li> <li>1/1 frequency division ratio</li> </ul>	2.5 to 3.6		2.1	6.6		
	IDDOP(6)		<ul> <li>FmCF=0Hz (oscillation stopped)</li> <li>FmX'tal=32.768kHz crystal oscillation mode</li> <li>System clock set to 32.768kHz side</li> <li>Internal RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/2 frequency division ratio</li> </ul>	2.5 to 3.6		19.3	73	μΑ	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

Continued on next page.

## LC87F7NJ2A

Parameter	Symbol	Pin/	Conditions	r		Speci	fication	1
Falametei	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
HALT mode consumption current (Note 7-1)	IDDHALT(1)	V <sub>DD</sub> 1 =V <sub>DD</sub> 2 =V <sub>DD</sub> 3	HALT mode     FmCF=18MHz ceramic oscillation mode     FmX'tal=32.768kHz crystal oscillation mode     System clock set to 12MHz side     Internal RC oscillation stopped.     Frequency variable RC oscillation stopped.     1/1 frequency division ratio	2.7 to 3.6		2.7	6.8	
	IDDHALT(2)		HALT mode     FmCF=8MHz ceramic oscillation mode     FmX'tal=32.768kHz crystal oscillation mode     System clock set to 12MHz side     Internal RC oscillation stopped.     Frequency variable RC oscillation stopped.     1/1 frequency division ratio	2.5 to 3.6		1.4	3.1	
	IDDHALT(3)		HALT mode     FmCF=0Hz (oscillation stopped)     FmX'tal=32.768kHz crystal oscillation mode     System clock set to internal RC oscillation     Frequency variable RC oscillation stopped.     1/2 frequency division ratio	2.5 to 3.6		0.2	0.75	mA
	IDDHALT(4)		<ul> <li>HALT mode</li> <li>FmCF=0Hz (oscillation stopped)</li> <li>FmX'tal=32.768kHz crystal oscillation mode</li> <li>Internal RC oscillation stopped.</li> <li>System clock set to 10MHz with frequency variable RC oscillation</li> <li>1/1 frequency division ratio</li> </ul>	2.5 to 3.6		1.6	4.6	
	IDDHALT(5)		HALT mode     FmCF=0Hz (oscillation stopped)     FmX'tal=32.768kHz crystal oscillation mode     Internal RC oscillation stopped.     System clock set to 4MHz with     frequency variable RC oscillation     1/1 frequency division ratio	2.5 to 3.6		0.7	1.75	
	IDDHALT(6)		HALT mode     FmCF=0Hz (oscillation stopped)     FmX'tal=32.768kHz crystal oscillation mode     System clock set to 32.768kHz side     Internal RC oscillation stopped.     Frequency variable RC oscillation stopped.     1/2 frequency division ratio	2.5 to 3.6		12.4	54.9	
HOLD mode consumption current	IDDHOLD(1)	V <sub>DD</sub> 1	HOLD mode     CF1=V <sub>DD</sub> or open (External clock mode)	2.5 to 3.6		0.08	18.4	μΑ
Timer HOLD mode consumption current	IDDHOLD(2)		Timer HOLD mode     CF1=V <sub>DD</sub> or open (External clock mode)     FmX'tal=32.768kHz crystal oscillation mode	2.5 to 3.6		10.14	34.4	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

<b>F-ROM Write Characteristics</b> at Ta = $+10^{\circ}$ C to $+55^{\circ}$ C, V <sub>SS</sub> 1 = V <sub>SS</sub> 2 = V <sub>SS</sub> 3 =	0V
--	----

Deveration	Ourseland.	Pin/Remarks	Quer d'éleme		Specification				
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
Onboard programming current	IDDFW(1)	V <sub>DD</sub> 1	Without CPU current	3.0 to 3.6		7	11	mA	
Programming	tFW(1)		2K-byte erase operation	3.0 to 3.6		12	15	ms	
time	tFW(2)		<ul> <li>2K-byte writing operation</li> </ul>	3.0 to 3.6		35	45	μS	

## **UART (Full Duplex) Operating Conditions** at Ta = +40 to $+85^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$


Demonster	Current al Dia /Damandua		Qualities		Specification			
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Transfer rate	UBR	UTX(S32), URX(S33)		2.5 to 3.6	16/3		8192/3	tCYC

Data length : 7/8/9 bits (LSB first)


Stop bits : 1 bit (2-bit in continuous data transmission)


Parity bits : None

#### Example of 8-bit Data Transmission Mode Processing (Transmit Data=55H)




#### Example of 8-bit Data Reception Mode Processing (Receive Data=55H)






Reset Time and Oscillation Stabilization Time



HOLD Reset Signal and Oscillation Stabilization Time

Figure 4 Oscillation Stabilization Times



Note :

Determine the value of  $C_{RES}$  and  $R_{RES}$  so that the reset signal is present for a period of  $200 \mu s$  after the supply voltage goes beyond the lower limit of the IC's operating voltage.






Figure 6 Serial I/O Waveforms




Figure 7 Pulse Input Timing Signal Waveform




Figure 8 LCD bias resistor

#### **ORDERING INFORMATION**

Device	Package	Shipping (Qty / Packing)
LC87F7NC8AUEJ-2H	QIP100E(14×20) (Pb-Free / Halogen Free)	50 / Tray Foam
LC87F7NC8AVUEJ-2H	QIP100E(14×20) (Pb-Free / Halogen Free)	50 / Tray Foam

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Aff