



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	-
Core Size	8-Bit
Speed	18MHz
Connectivity	SIO, UART/USART
Peripherals	LCD, PWM, WDT
Number of I/O	29
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 15x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-PQFP/QIP (20x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/onsemi/lc87f7nj2avuej-2h">https://www.e-xfl.com/product-detail/onsemi/lc87f7nj2avuej-2h</a>

### ■ High-speed Clock Counter

- 1) Can count clocks with a maximum clock rate of 20MHz (at a main clock of 10MHz).
- 2) Can generate output real-time.

### ■ Serial Interfaces

- SIO0 : 8-bit synchronous serial interface
  - 1) LSB first/MSB first made selectable
  - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3tCYC)
  - 3) Automatic continuous data transmission (1 to 256 bits specifiable in 1-bit units, suspension and resumption of data transmission possible in 1-byte units)
- SIO1 : 8-bit asynchronous/synchronous serial interface
  - Mode 0 : Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
  - Mode 1 : Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
  - Mode 2 : Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
  - Mode 3 : Bus mode 2 (start detect, 8 data bits, stop detect)

### ■ UART1

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit (2 bits in continuous data transmission)
- Built-in baudrate generator

### ■ UART2

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit (2 bits in continuous data transmission)
- Built-in baudrate generator

### ■ AD Converter : 12 bits × 15 channels

### ■ PWM : Multi frequency 12-bit PWM × 2 channels

### ■ Infrared Remote Control Receiver Circuit1

- 1) Noise reduction function (Time constant of noise reduction filter : approx. 120μs, when selecting a 32.768kHz crystal oscillator as a reference clock)
- 2) Supporting reception formats with a guide-pulse of half-clock/clock/none.
- 3) Determines a end of reception by detecting a no-signal periods (No carrier).  
(Supports same reception format with a different bit length.)
- 4) X'tal HOLD mode cancellation function

### ■ Infrared Remote Control Receiver Circuit2

- 1) Noise reduction function  
(Time constant of noise reduction filter: approx. 120μs, when selecting a 32.768kHz crystal oscillator as a reference clock.)
- 2) Supporting reception formats with a guide-pulse of half-clock/clock/none.
- 3) Determines a end of reception by detecting a no-signal periods (No carrier).  
(Supports same reception format with a different bit length.)
- 4) X'tal HOLD mode cancellation function

### ■ Watchdog Timer

- 1) External RC watchdog timer
- 2) Interrupt and reset signals selectable

### ■ Clock Output Function

- 1) Can output selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, or 1/64 as a system clock.
- 2) Can output the source oscillation clock for the sub clock.

**■ Interrupt Source Flags**

- 31 sources, 10 vector addresses

- 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
- 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4/remote control receiver1
4	0001BH	H or L	INT3/base timer/INT5/ remote control receiver2
5	00023H	H or L	T0H/INT6
6	0002BH	H or L	T1L/T1H/INT7
7	00033H	H or L	SIO0/UART1 receive/ UART2 receive/T8L/T8H
8	0003BH	H or L	SIO1/UART1 transmit/ UART2 transmit
9	00043H	H or L	ADC/MIC/T6/T7/PWM4/PWM5
10	0004BH	H or L	Port 0/T4/T5

- Priority levels  $X > H > L$
- Of interrupts of the same level, the one with the smallest vector address takes precedence.

- IFLG (List of interrupt source flag function)

- 1) Shows a list of interrupt source flags that caused a branching to a particular vector address.

**■ Subroutine Stack Levels**

- 4096/2048 levels maximum (The stack is allocated in RAM.)

**■ High-speed Multiplication/Division Instructions**

- 16 bits  $\times$  8 bits (5 tCYC execution time)
- 24 bits  $\times$  16 bits (12 tCYC execution time)
- 16 bits  $\div$  8 bits (8 tCYC execution time)
- 24 bits  $\div$  16 bits (12 tCYC execution time)

**■ Oscillation Circuits**

- RC oscillation circuit (internal) : For system clock
- CF oscillation circuit : For system clock, with internal Rf and external Rd
- Crystal oscillation circuit : For low-speed system clock, with internal Rf and external Rd
- Multifrequency RC oscillation circuit (internal) : For system clock
  - 1) Adjustable in  $\pm 4\%$  (typ) increments from the selected center frequency.
  - 2) Measures the frequency of the source oscillation clock using the input signal from XT1 as the reference.

**■ System Clock Divider Function**

- Can run on low current.
- The minimum instruction cycle selectable from 300ns, 600ns, 1.2 $\mu$ s, 2.4 $\mu$ s, 4.8 $\mu$ s, 9.6 $\mu$ s, 19.2 $\mu$ s, 38.4 $\mu$ s, and 76.8 $\mu$ s (at a main clock rate of 10MHz).

### ■ Standby Function

- HALT mode : Halts instruction execution while allowing the peripheral circuits to continue operation (Some parts of the serial transfer function stop operation) .
  - 1) Oscillation is not stopped automatically.
  - 2) Canceled by a system reset or occurrence of an interrupt
- HOLD mode : Suspends instruction execution and the operation of the peripheral circuits.
  - 1) The CF, RC, X'tal, and multifrequency RC oscillators automatically stop operation.
  - 2) There are three ways of resetting the HOLD mode.
    - (1) Setting the reset pin to the low level
    - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
    - (3) Having an interrupt source established at port 0
- X'tal HOLD mode : Suspends instruction execution and the operation of the peripheral circuits except the base timer and infrared remote controller circuit.
  - 1) The CF, RC, and multifrequency RC oscillators automatically stop operation.
  - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
  - 3) There are five ways of resetting the X'tal HOLD mode.
    - (1) Setting the reset pin to the low level
    - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
    - (3) Having an interrupt source established at port 0
    - (4) Having an interrupt source established in the base timer circuit
    - (5) Having an interrupt source established in the infrared remote control receiver circuit

### ■ On-chip Debugger Function

- Supports software debugging with the IC mounted on the target board.

### ■ Package Form

- QIP100E(14×20) : Pb-Free / Halogen Free type
- TQFP100(14×14) : Pb-Free / Halogen Free type [Under Development]

### ■ Development Tools

- On-chip Debugger : TCB87 TypeB +LC87F7Nxx A or TCB87 TypeC (3Lines Cable) +LC87F7NxxA

## ■ Flash ROM Programming boards

Package	Programming Boards
QIP100E(14×20)	W87FQ100
TQFP100(14×14)	W87FSQ100

## ■ Flash ROM Programmer

Maker		Model	Supported Version	Device
Flash Support Group, Inc (FSG)	Single Programmer	AF9709C	(Note 2)	LC87F7NP6A LC87F7NJ2A LC87F7NC8A
	Gang Programmer	AF9723/AF9723B(main unit) (including models manufactured by Ando Electric Co., Ltd.)	(Note 2)	LC87F7NP6A LC87F7NJ2A LC87F7NC8A
		AF9833(unit) (including models manufactured by Ando Electric Co., Ltd.)	(Note 2)	
Flash Support Group, Inc (FSG) +Our company (Note 1)	In-circuit Single/Gang Programmer	AF9101/AF9103(main unit) (manufactured by FSG)	(Note 2)	LC87F7NP6A LC87F7NJ2A LC87F7NC8A
		SIB87 Type C (Interface Driver) (Our company model)		
Our company	Single/Gang Programmer	SKK Type B / Type C (SanyoFWS)	Application Version 1.08or later Chip Data Version 2.44 later	LC87F7NP6A LC87F7NJ2A LC87F7NC8A
	In-circuit Single/Gang Programmer	SKK-DBG Type B /Type C (SanyoFWS)		

Contact information about the AF series :

Flash Support Group Company (TOA ELECTRONICS, Inc.)

Phone : 81-53-428-8380

E-mail : sales@j-fsg.co.jp

Note1 : On-board-programmer from FSG (AF9101/AF9103) and serial interface driver from our company (SIB87) together can give a PC-less, standalone on-board-programming capabilities.

Note2 : It needs a special programming devices and applications depending on the use of programming environment. Please ask FSG or our company for the information.


## Package Dimensions

unit : mm


### PQFP100 14x20 / QIP100E

CASE 122BV

ISSUE A




### SOLDERING FOOTPRINT\*



NOTE: The measurements are not to guarantee but for reference only.

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### GENERIC MARKING DIAGRAM\*




XXXXX = Specific Device Code  
Y = Year  
M = Month  
DDD = Additional Traceability Data

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present.


# LC87F7NJ2A

## Pin Assignment

QIP100E(14×20), Pb-Free/Halogen Free type



# System Block Diagram





## Pin Description

Pin Name	I/O	Description	Option																														
V <sub>SS</sub> 1 V <sub>SS</sub> 2 V <sub>SS</sub> 3	-	– power supply pin	No																														
V <sub>DD</sub> 1 V <sub>DD</sub> 2 V <sub>DD</sub> 3	-	+ power supply pin	No																														
Port 0 P00 to P07	I/O	<ul style="list-style-type: none"><li>• 8-bit I/O port</li><li>• I/O specifiable in 1-bit units</li><li>• Pull-up resistors can be turned on and off in 1-bit units.</li><li>• Input for HOLD release</li><li>• Input for port 0 interrupt</li><li>• Shared pins<ul style="list-style-type: none"><li>P03: INT6 input</li><li>P04: INT7 input</li><li>P05: Clock output (system clock/can selected from sub clock)</li><li>P06: Timer 6 toggle output</li><li>P07: Timer 7 toggle output</li></ul></li><li>On chip debugger pins: DBG P0 to DBG P2(P00 to P02)</li></ul>	Yes																														
Port 1 P10 to P17	I/O	<ul style="list-style-type: none"><li>• 8-bit I/O port</li><li>• I/O specifiable in 1-bit units</li><li>• Pull-up resistors can be turned on and off in 1-bit units.</li><li>• Shared pins<ul style="list-style-type: none"><li>P10: SIO0 data output</li><li>P11: SIO0 data input/bus I/O</li><li>P12: SIO0 clock I/O</li><li>P13: SIO1 data output</li><li>P14: SIO1 data input/bus I/O</li><li>P15: SIO1 clock I/O</li><li>P16: Timer 1PWML output</li><li>P17: Timer 1PWMLH output/beeper output</li></ul></li></ul>	Yes																														
Port 3 P30 to P35	I/O	<ul style="list-style-type: none"><li>• 6-bit I/O port</li><li>• Segment output for LCD</li><li>• I/O specifiable in 1-bit units</li><li>• Pull-up resistors can be turned on and off in 1-bit units.</li><li>• Shared pins<ul style="list-style-type: none"><li>P30 to P33: INT4 input/HOLD release input/timer 1 event input/timer 0L capture input/timer 0H capture input</li><li>P34 to P35: INT5 input/HOLD release input/timer 1 event input/timer 0L capture input/timer 0H capture input</li></ul></li><li>P30: PWM4 output/INT6 input/timer 0L capture 1 input</li><li>P31: PWM5 output</li><li>P32: UART1 transmit</li><li>P33: UART1 receive</li><li>P34: UART2 transmit/INT7 input/timer 0H capture 1 input</li><li>P35: UART2 receive</li></ul> <p>Interrupt acknowledge type</p> <table><tr><td></td><td>Rising</td><td>Falling</td><td>Rising &amp; Falling</td><td>H level</td><td>L level</td></tr><tr><td>INT4</td><td>enable</td><td>enable</td><td>enable</td><td>disable</td><td>disable</td></tr><tr><td>INT5</td><td>enable</td><td>enable</td><td>enable</td><td>disable</td><td>disable</td></tr><tr><td>INT6</td><td>enable</td><td>enable</td><td>enable</td><td>disable</td><td>disable</td></tr><tr><td>INT7</td><td>enable</td><td>enable</td><td>enable</td><td>disable</td><td>disable</td></tr></table>		Rising	Falling	Rising & Falling	H level	L level	INT4	enable	enable	enable	disable	disable	INT5	enable	enable	enable	disable	disable	INT6	enable	enable	enable	disable	disable	INT7	enable	enable	enable	disable	disable	Yes
	Rising	Falling	Rising & Falling	H level	L level																												
INT4	enable	enable	enable	disable	disable																												
INT5	enable	enable	enable	disable	disable																												
INT6	enable	enable	enable	disable	disable																												
INT7	enable	enable	enable	disable	disable																												

Continued on next page.

# LC87F7NJ2A

Continued from preceding page.

Continued from preceding page.

Pin Name	I/O	Description	Option																														
Port 7	I/O	<ul style="list-style-type: none"><li>• 4-bit I/O port</li><li>• I/O specifiable in 1-bit units</li><li>• Pull-up resistors can be turned on and off in 1-bit units.</li><li>• Shared pins</li></ul> <p>P70: INT0 input/HOLD release input/timer 0L capture input/watchdog timer output</p> <p>P71: INT1 input/HOLD release input/timer 0H capture input</p> <p>P72: INT2 input/HOLD release input/timer 0 event input/timer 0L capture input/ high speed clock counter input</p> <p>P73: INT3 input (with noise filter)/timer 0 event input/timer 0H capture input/ remote control receiver input</p> <p>AD converter input ports: AN8 (P70), AN9 (P71)</p> <p>Interrupt acknowledge type</p> <table><tr><td></td><td>Rising</td><td>Falling</td><td>Rising &amp; Falling</td><td>H level</td><td>L level</td></tr><tr><td>INT0</td><td>enable</td><td>enable</td><td>disable</td><td>enable</td><td>enable</td></tr><tr><td>INT1</td><td>enable</td><td>enable</td><td>disable</td><td>enable</td><td>enable</td></tr><tr><td>INT2</td><td>enable</td><td>enable</td><td>enable</td><td>disable</td><td>disable</td></tr><tr><td>INT3</td><td>enable</td><td>enable</td><td>enable</td><td>disable</td><td>disable</td></tr></table>		Rising	Falling	Rising & Falling	H level	L level	INT0	enable	enable	disable	enable	enable	INT1	enable	enable	disable	enable	enable	INT2	enable	enable	enable	disable	disable	INT3	enable	enable	enable	disable	disable	No
			Rising	Falling	Rising & Falling	H level	L level																										
INT0			enable	enable	disable	enable	enable																										
INT1			enable	enable	disable	enable	enable																										
INT2	enable	enable	enable	disable	disable																												
INT3	enable	enable	enable	disable	disable																												
P70 to P73																																	
Port 8	I/O	<ul style="list-style-type: none"><li>• 8-bit I/O port</li><li>• I/O specifiable in 1-bit units</li><li>• Shared pins</li></ul> <p>AD converter input ports: AN0 to AN7</p> <p>Small signal detector input port: MICIN (P87)</p>	No																														
P80 to P87																																	
S0/PA0 to S7/PA7	I/O	<ul style="list-style-type: none"><li>• Segment output for LCD</li><li>• Can be used as general-purpose I/O port (PA)</li></ul>	No																														
S8/PB0 to S15/PB7	I/O	<ul style="list-style-type: none"><li>• Segment output for LCD</li><li>• Can be used as general-purpose I/O port (PB)</li></ul>	No																														
S16/PC0 to S23/PC7	I/O	<ul style="list-style-type: none"><li>• Segment output for LCD</li><li>• Can be used as general-purpose I/O port (PC)</li></ul>	No																														
S24/PD0 to S31/PD7	I/O	<ul style="list-style-type: none"><li>• Segment output for LCD</li><li>• Can be used as general-purpose I/O port (PD)</li></ul>	No																														
S32/PE0 to S39/PE7	I/O	<ul style="list-style-type: none"><li>• Segment output for LCD</li><li>• Can be used as general-purpose I/O port (PE)</li></ul>	No																														
S40/PF0 to S47/PF7	I/O	<ul style="list-style-type: none"><li>• Segment output for LCD</li><li>• Can be used as general-purpose I/O port (PF)</li></ul> <p>PF6: INT6 input</p> <p>PF7: INT7 input</p>	No																														
COM0/PL0 to COM3/PL3	I/O	<ul style="list-style-type: none"><li>• Common output for LCD</li><li>• Can be used as general-purpose input port (PL)</li></ul>	No																														
V1/PL4 to V3/PL6	I/O	<ul style="list-style-type: none"><li>• LCD output bias power supply</li><li>• Can be used as general-purpose input port (PL)</li><li>• Shared pins</li></ul> <p>AD converter input ports: AN12 (V1) to AN14 (V3)</p> <p>On-chip debugger pins: DBGP0 (V1) to DBGP2 (V3)</p>	No																														
RES	Input	Reset pin	No																														
XT1	Input	<ul style="list-style-type: none"><li>• 32.768kHz crystal oscillator input pin</li><li>• Shared pins</li></ul> <p>General-purpose input port</p> <p>Must be connected to V<sub>DD1</sub> if not to be used.</p> <p>AD converter input port: AN10</p>	No																														
XT2	I/O	<ul style="list-style-type: none"><li>• 32.768kHz crystal oscillator output pin</li><li>• Shared pins</li></ul> <p>General-purpose I/O port</p> <p>Must be set for oscillation and kept open if not to be used.</p> <p>AD converter input port: AN11</p>	No																														
CF1	Input	Ceramic resonator input pin	No																														
CF2	Output	Ceramic resonator output pin	No																														

# LC87F7NJ2A

## Absolute Maximum Ratings at Ta = 25°C, VSS1 = VSS2 = VSS3 = 0V

Parameter		Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	Specification			
						min	typ	max	unit
Maximum supply voltage		V <sub>DD</sub> max	V <sub>DD</sub> 1, V <sub>DD</sub> 2, V <sub>DD</sub> 3	V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 3		-0.3		+4.6	V
supply voltage for LCD		VLCD	V1/PL4, V2/PL5, V3/PL6	V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 3		-0.3		V <sub>DD</sub>	
Input voltage		V <sub>I</sub> (1)	Port L XT1, CF1, $\overline{\text{RES}}$			-0.3		V <sub>DD</sub> +0.3	
		V <sub>I</sub> (2)	V <sub>DD</sub> 2, V <sub>DD</sub> 3			V <sub>SS</sub>		V <sub>DD</sub> +0.1	
Input/output voltage		V <sub>IO</sub> (1)	Ports 0, 1, 3, 7, 8 Ports A, B, C, D, E, F, XT2			-0.3		V <sub>DD</sub> +0.3	
High level output current	Peak output current	IOPH(1)	Ports 0, 1, 32 to 35	• CMOS output selected • Current at each pin		-10			mA
		IOPH(2)	Ports 30, 31	• CMOS output selected • Current at each pin		-20			
		IOPH(3)	Ports 71 to 73	Current at each pin		-5			
		IOPH(4)	Ports A, B, C, D, E, F	Current at each pin		-5			
	Mean output current (Note 1-1)	IOMH(1)	Ports 0, 1, 32 to 35	• CMOS output selected • Current at each pin		-7.5			
		IOMH(2)	Ports 30, 31	• CMOS output selected • Current at each pin		-15			
		IOMH(3)	Ports 71 to 73	Current at each pin		-3			
		IOMH(4)	Ports A, B, C, D, E, F	Current at each pin		-3			
	Total output current	ΣIOAH(1)	Ports 0, 1, 32 to 35	Total of all pins		-25			
		ΣIOAH(2)	Ports 30, 31	Total of all pins		-25			
		ΣIOAH(3)	Ports 0, 1, 3	Total of all pins		-45			
		ΣIOAH(4)	Ports 71 to 73	Total of all pins		-5			
		ΣIOAH(5)	Ports A, B, C	Total of all pins		-25			
		ΣIOAH(6)	Ports D, E, F	Total of all pins		-25			
		ΣIOAH(7)	Ports A, B, C, D, E, F	Total of all pins		-45			
Low level output current	Peak output current	IOPL(1)	Ports 0, 1, 32 to 35	Current at each pin				20	
		IOPL(2)	Ports 30, 31	Current at each pin				30	
		IOPL(3)	Ports 7, 8 XT2	Current at each pin				10	
		IOPL(4)	Ports A, B, C, D, E, F	Current at each pin				10	
	Mean output current (Note 1-1)	IOML(1)	Ports 0, 1, 32 to 35	Current at each pin				15	
		IOML(2)	Ports 30, 31	Current at each pin				20	
		IOML(3)	Ports 7, 8 XT2	Current at each pin				7.5	
		IOML(4)	Ports A, B, C, D, E, F	Current at each pin				7.5	
	Total output current	ΣOAL(1)	Ports 0,1,32 to 35	Total of all pins				45	
		ΣIOAL(2)	Ports 30, 31	Total of all pins				45	
		ΣIOAL(3)	Ports 0, 1, 3	Total of all pins				80	
		ΣIOAL(4)	Ports 7, 8 XT2	Total of all pins				20	
		ΣIOAL(5)	Ports A, B, C	Total of all pins				45	
ΣIOAL(6)		Ports D, E, F	Total of all pins				45		
ΣIOAL(7)		Ports A, B, C, D, E, F	Total of all pins				80		
Maximum power dissipation		Pd max	QIP100E(14×20)	Ta=-40 to +85°C				215	mW
			TQFP100(14×14)	Ta=-40 to +85°C				under	
Operating ambient temperature		Topr				-40		+85	°C
Storage ambient temperature		Tstg				-55		+125	

Note 1-1: The mean output current is a mean value measured over 100ms.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# LC87F7NJ2A

**Allowable Operating Range** at Ta = -40°C to +85°C, V<sub>SS1</sub> = V<sub>SS2</sub> = V<sub>SS3</sub> = 0V

Parameter	Symbol	Pin/Remarks	Conditions	Specification				
				V <sub>DD</sub> [V]	min	typ	max	unit
Operating supply voltage (Note 2-1)	V <sub>DD</sub> (1)	V <sub>DD1</sub> =V <sub>DD2</sub> =V <sub>DD3</sub>	0.167μs≤tCYC≤200μs		2.7		3.6	V
			0.356μs≤tCYC≤200μs		2.5		3.6	
Memory sustaining supply voltage	V <sub>HD</sub>	V <sub>DD1</sub>	RAM and register contents sustained in HOLD mode.		2.0		3.6	
High level input voltage	V <sub>IH</sub> (1)	Ports 0, 3, 8 Ports A, B, C, D, E, F Port L	Output disabled	2.5 to 3.6	0.3V <sub>DD</sub> +0.7		V <sub>DD</sub>	
	V <sub>IH</sub> (2)	Port 1 Ports 71 to 73 P70 port input/ interrupt side	• Output disabled • When INT1V <sub>TSL</sub> =0 (P71 only)	2.5 to 3.6	0.3V <sub>DD</sub> +0.7		V <sub>DD</sub>	
	V <sub>IH</sub> (3)	P71 interrupt side	• Output disabled • When INT1V <sub>TSL</sub> =1	2.5 to 3.6	0.85V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (4)	P87 small signal input side	Output disabled	2.5 to 3.6	0.75V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (5)	P70 watchdog timer side	Output disabled	2.5 to 3.6	0.9V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (6)	XT1, XT2, CF1, $\overline{\text{RES}}$		2.5 to 3.6	0.75V <sub>DD</sub>		V <sub>DD</sub>	
Low level input voltage	V <sub>IL</sub> (1)	Ports 0, 3, 8 Ports A, B, C, D, E, F Port L	Output disabled	2.5 to 3.6	V <sub>SS</sub>		0.2V <sub>DD</sub>	
	V <sub>IL</sub> (2)	Port 1 Ports 71 to 73 P70 port input/ interrupt side	• Output disabled • When INT1V <sub>TSL</sub> =0 (P71 only)	2.5 to 3.6	V <sub>SS</sub>		0.2V <sub>DD</sub>	
	V <sub>IL</sub> (3)	P71 interrupt side	• Output disabled • When INT1V <sub>TSL</sub> =1	2.5 to 3.6	V <sub>SS</sub>		0.45V <sub>DD</sub>	
	V <sub>IL</sub> (4)	P87 small signal input side	Output disabled	2.5 to 3.6	V <sub>SS</sub>		0.25V <sub>DD</sub>	
	V <sub>IL</sub> (5)	P70 watchdog timer side	Output disabled	2.5 to 3.6	V <sub>SS</sub>		0.8V <sub>DD</sub> -1.0	
	V <sub>IL</sub> (6)	XT1, XT2, CF1, $\overline{\text{RES}}$		2.5 to 3.6	V <sub>SS</sub>		0.25V <sub>DD</sub>	
Instruction cycle time (Note 2-2)	tCYC			2.7 to 3.6	0.167		200	μs
				2.5 to 3.6	0.356		200	
External system clock frequency	FEXCF(1)	CF1	• CF2 pin open • System clock frequency division ratio=1/1 • External system clock duty=50±5%	2.5 to 3.6	0.1		18	MHz
			• CF2 pin open • System clock frequency division ratio=1/2	2.5 to 3.6	0.2		36	

Note 2-1: V<sub>DD</sub> must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Continued on next page.

# LC87F7NJ2A

Continued from preceding page.

Parameter	Symbol	Pin/Remarks	Conditions	Specification				
				V <sub>DD</sub> [V]	min	typ	max	unit
Oscillation frequency range (Note 2-3)	FmCF(1)	CF1, CF2	<ul style="list-style-type: none"> <li>18MHz ceramic oscillation</li> <li>See Fig. 1.</li> </ul>	2.7 to 3.6		18		MHz
	FmCF(2)	CF1, CF2	<ul style="list-style-type: none"> <li>8MHz ceramic oscillation</li> <li>See Fig. 1.</li> </ul>	2.5 to 3.6		8		
	FmRC		Internal RC oscillation	2.5 to 3.6	0.3	1.0	2.0	
	FmVMRC(1)		<ul style="list-style-type: none"> <li>Frequency variable RC source oscillation</li> <li>When VMRAJ2 to 0=4, VMFAJ2 to 0=0, VMSEL4M=0</li> </ul>	2.5 to 3.6		10		
	FmVMRC(2)		<ul style="list-style-type: none"> <li>Frequency variable RC source oscillation</li> <li>When VMRAJ2 to 0=4, VMFAJ2 to 0=0, VMSEL4M=1</li> </ul>	2.5 to 3.6		4		
	FsX'tal	XT1, XT2	<ul style="list-style-type: none"> <li>32.768kHz crystal oscillation</li> <li>See Fig. 2.</li> </ul>	2.5 to 3.6		32.768		kHz
Frequency variable RC oscillation usable range	OpVMRC(1)		When VMSEL4M=0	2.5 to 3.6	8	10	12	MHz
	OpVMRC(2)		When VMSEL4M=1	2.5 to 3.6	3.5	4	4.5	
Frequency variable RC oscillation adjustment range	VmADJ(1)		Each step of VMRAJn (Wide range)	2.5 to 3.6	8	24	64	%
	VmADJ(2)		Each step of VMFAJn (Small range)	2.5 to 3.6	1	4	8	

Note 2-3: See Tables 1 and 2 for the oscillation constants.

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

## Electrical Characteristics at Ta = -40°C to +85°C, V<sub>SS1</sub> = V<sub>SS2</sub> = V<sub>SS3</sub> = 0V

Parameter	Symbol	Pin/Remarks	Conditions	Specification				
				V <sub>DD</sub> [V]	min	typ	max	unit
High level input current	I <sub>IH</sub> (1)	Ports 0, 1, 3, 7, 8 Ports A, B, C, D, E, F Port L	<ul style="list-style-type: none"> <li>Output disabled</li> <li>Pull-up resistor off</li> <li>V<sub>IN</sub>=V<sub>DD</sub> (Including output Tr's off leakage current)</li> </ul>	2.5 to 3.6			1	μA
	I <sub>IH</sub> (2)	RES	V <sub>IN</sub> =V <sub>DD</sub>	2.5 to 3.6			1	
	I <sub>IH</sub> (3)	XT1, XT2	<ul style="list-style-type: none"> <li>For input port specification</li> <li>V<sub>IN</sub>=V<sub>DD</sub></li> </ul>	2.5 to 3.6			1	
	I <sub>IH</sub> (4)	CF1	V <sub>IN</sub> =V <sub>DD</sub>	2.5 to 3.6			15	
	I <sub>IH</sub> (5)	P87 small signal input side	V <sub>IN</sub> =VBIS+0.5V (VBIS: Bias voltage)	2.5 to 3.6	1.5	5.5	10	
Low level input current	I <sub>IL</sub> (1)	Ports 0, 1, 3, 7, 8 Ports A, B, C, D, E, F Port L	<ul style="list-style-type: none"> <li>Output disabled</li> <li>Pull-up resistor off</li> <li>V<sub>IN</sub>=V<sub>SS</sub> (Including output Tr's off leakage current)</li> </ul>	2.5 to 3.6	-1			μA
	I <sub>IL</sub> (2)	RES	V <sub>IN</sub> =V <sub>SS</sub>	2.5 to 3.6	-1			
	I <sub>IL</sub> (3)	XT1, XT2	<ul style="list-style-type: none"> <li>For input port specification</li> <li>V<sub>IN</sub>=V<sub>SS</sub></li> </ul>	2.5 to 3.6	-1			
	I <sub>IL</sub> (4)	CF1	V <sub>IN</sub> =V <sub>SS</sub>	2.5 to 3.6	-15			
	I <sub>IL</sub> (5)	P87 small signal input side	V <sub>IN</sub> =VBIS-0.5V (VBIS: Bias voltage)	2.5 to 3.6	-10	-5.5	-1.5	

Continued on next page.

# LC87F7NJ2A

**Serial I/O Characteristics** at  $T_a = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{SS1} = V_{SS2} = V_{SS3} = 0\text{V}$ ,  $0.190\mu\text{s} \leq t_{CYC} \leq 200\mu\text{s}$

**SIO0 Serial I/O Characteristics (Note 4-1-1)** at  $V_{DD} = 2.7\text{V}$  to  $3.6\text{V}$   $0.190\mu\text{s} \leq t_{CYC} \leq 200\mu\text{s}$

Parameter			Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	Specification			
							min	typ	max	unit
Serial clock	Input clock	Frequency	tSCK(1)	SCK0(P12)	See Fig. 6.	2.5 to 3.6	2			tCYC
		Low level pulse width	tSCKL(1)		1					
		High level pulse width	tSCKH(1)		1					
			tSCKHA(1)		4					
	Output clock	Frequency	tSCK(2)	SCK0(P12)	• CMOS output selected • See Fig. 6.	2.5 to 3.6	4/3			tSCK
		Low level pulse width	tSCKL(2)		1/2					
		High level pulse width	tSCKH(2)		1/2		tSCKH(2) +2tCYC	tSCKH(2) +(10/3) tCYC		
			tSCKHA(2)		• Continuous data transmission/reception mode • CMOS output selected • See Fig. 6.					
Serial input	Data setup time		tsDI(1)	SB0(P11), SI0(P11)	• Must be specified with respect to rising edge of SIOCLK. • See Fig. 6.	2.5 to 3.6	0.03			
	Data hold time						thDI(1)	0.03		
Serial output	Input clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11)	• Continuous data transmission/reception mode (Note 4-1-3)	2.5 to 3.6			(1/3)tCYC +0.05	μs
			tdD0(2)		• Synchronous 8-bit mode (Note 4-1-3)				1tCYC +0.05	
	Output clock		tdD0(3)		(Note 4-1-3)				(1/3)tCYC +0.05	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SIO0RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.

**SIO1 Serial I/O Characteristics (Note 4-2-1)**

Parameter		Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	Specification			
						min	typ	max	unit
Serial clock	Input clock	Frequency	SCK1(P15)	See Fig. 6.	2.5 to 3.6	2			tCYC
		Low level pulse width				1			
		High level pulse width				1			
	Output clock	Frequency	SCK1(P15)	<ul style="list-style-type: none"> <li>• CMOS output selected</li> <li>• See Fig. 6.</li> </ul>	2.5 to 3.6	2			tSCK
		Low level pulse width				1/2			
		High level pulse width				1/2			
Serial input	Data setup time	tsDI(2)	SB1(P14), SI1(P14)	<ul style="list-style-type: none"> <li>• Must be specified with respect to rising edge of SIOCLK.</li> <li>• See Fig. 6.</li> </ul>	2.5 to 3.6	0.03			
	Data hold time	thDI(2)			2.5 to 3.6	0.03			
Serial output	Output delay time	tdD0(4)	SO1(P13), SB1(P14)	<ul style="list-style-type: none"> <li>• Must be specified with respect to falling edge of SIOCLK.</li> <li>• Must be specified as the time to the beginning of output state change in open drain output mode.</li> <li>• See Fig. 6.</li> </ul>	2.5 to 3.6			(1/3)tCYC +0.05	μs

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

**Pulse Input Conditions** at Ta = -40°C to +85°C, V<sub>SS1</sub> = V<sub>SS2</sub> = V<sub>SS3</sub> = 0V

Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	Specification			
					min	typ	max	unit
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P71), INT2(P72), INT4(P30 to P33), INT5(P34 to P35), INT6(P30), INT7(P34)	<ul style="list-style-type: none"> <li>• Interrupt source flag can be set.</li> <li>• Event inputs for timer 0 or 1 are enabled.</li> </ul>	2.5 to 3.6	1			tCYC
	tPIH(2) tPIL(2)	INT3(P73) when noise filter time constant is 1/1	<ul style="list-style-type: none"> <li>• Interrupt source flag can be set.</li> <li>• Event inputs for timer 0 are enabled.</li> </ul>	2.5 to 3.6	2			
	tPIH(3) tPIL(3)	INT3(P73) when noise filter time constant is 1/32	<ul style="list-style-type: none"> <li>• Interrupt source flag can be set.</li> <li>• Event inputs for timer 0 are enabled.</li> </ul>	2.5 to 3.6	64			
	tPIH(4) tPIL(4)	INT3(P73) when noise filter time constant is 1/128	<ul style="list-style-type: none"> <li>• Interrupt source flag can be set.</li> <li>• Event inputs for timer 0 are enabled.</li> </ul>	2.5 to 3.6	256			
	tPIH(5) tPIL(5)	MICIN(P87)	Condition that signal is accepted to small signal detection counter.	2.5 to 3.6	1			
	tPIH(6) tPIL(6)	RMIN(P73)	Condition that signal is accepted to remote control receiver circuit.	2.5 to 3.6	4			RMCK (Note 5-1)
	tPIL(7)	RES	Resetting is enabled.	2.5 to 3.6	200			μs

Note 5-1: RMCK is an unit for the base clock (40tCYC/50tCYC/Sub-Clock) of remote control receiver circuit.

# LC87F7NJ2A

## Consumption Current Characteristics at Ta = -40°C to +85°C, V<sub>SS1</sub> = V<sub>SS2</sub> = V<sub>SS3</sub> = 0V

Parameter	Symbol	Pin/ Remarks	Conditions	Specification				
				V <sub>DD</sub> [V]	min	typ	max	unit
Normal mode consumption current (Note 7-1)	IDDOP(1)	V <sub>DD1</sub> =V <sub>DD2</sub> =V <sub>DD3</sub>	<ul style="list-style-type: none"> <li>FmCF=18MHz ceramic oscillation mode</li> <li>FmX'tal=32.768kHz crystal oscillation mode</li> <li>System clock set to 12MHz side</li> <li>Internal RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	2.7 to 3.6		6.1	15.6	mA
	IDDOP(2)		<ul style="list-style-type: none"> <li>FmCF=8MHz ceramic oscillation mode</li> <li>FmX'tal=32.768kHz crystal oscillation mode</li> <li>System clock set to 12MHz side</li> <li>Internal RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	2.5 to 3.6		3.9	8.8	
	IDDOP(3)		<ul style="list-style-type: none"> <li>FmCF=0Hz (oscillation stopped)</li> <li>FmX'tal=32.768kHz crystal oscillation mode</li> <li>System clock set to internal RC oscillation</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/2 frequency division ratio</li> </ul>	2.5 to 3.6		0.4	1.7	
	IDDOP(4)		<ul style="list-style-type: none"> <li>FmCF=0Hz (oscillation stopped)</li> <li>FmX'tal=32.768kHz crystal oscillation mode</li> <li>Internal RC oscillation stopped.</li> <li>System clock set to 10MHz with frequency variable RC oscillation</li> <li>1/1 frequency division ratio</li> </ul>	2.5 to 3.6		4.3	12.0	
	IDDOP(5)		<ul style="list-style-type: none"> <li>FmCF=0Hz (oscillation stopped)</li> <li>FmX'tal=32.768kHz crystal oscillation mode</li> <li>Internal RC oscillation stopped.</li> <li>System clock set to 4MHz with frequency variable RC oscillation</li> <li>1/1 frequency division ratio</li> </ul>	2.5 to 3.6		2.1	6.6	
	IDDOP(6)		<ul style="list-style-type: none"> <li>FmCF=0Hz (oscillation stopped)</li> <li>FmX'tal=32.768kHz crystal oscillation mode</li> <li>System clock set to 32.768kHz side</li> <li>Internal RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/2 frequency division ratio</li> </ul>	2.5 to 3.6		19.3	73	μA

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

Continued on next page.



# LC87F7NJ2A

Continued from preceding page.

Parameter	Symbol	Pin/ Remarks	Conditions	Specification				
				V <sub>DD</sub> [V]	min	typ	max	unit
HALT mode consumption current (Note 7-1)	IDDHALT(1)	V <sub>DD1</sub> =V <sub>DD2</sub> =V <sub>DD3</sub>	<ul style="list-style-type: none"> <li>• HALT mode</li> <li>• FmCF=18MHz ceramic oscillation mode</li> <li>• FmX'tal=32.768kHz crystal oscillation mode</li> <li>• System clock set to 12MHz side</li> <li>• Internal RC oscillation stopped.</li> <li>• Frequency variable RC oscillation stopped.</li> <li>• 1/1 frequency division ratio</li> </ul>	2.7 to 3.6		2.7	6.8	mA
	IDDHALT(2)		<ul style="list-style-type: none"> <li>• HALT mode</li> <li>• FmCF=8MHz ceramic oscillation mode</li> <li>• FmX'tal=32.768kHz crystal oscillation mode</li> <li>• System clock set to 12MHz side</li> <li>• Internal RC oscillation stopped.</li> <li>• Frequency variable RC oscillation stopped.</li> <li>• 1/1 frequency division ratio</li> </ul>	2.5 to 3.6		1.4	3.1	
	IDDHALT(3)		<ul style="list-style-type: none"> <li>• HALT mode</li> <li>• FmCF=0Hz (oscillation stopped)</li> <li>• FmX'tal=32.768kHz crystal oscillation mode</li> <li>• System clock set to internal RC oscillation</li> <li>• Frequency variable RC oscillation stopped.</li> <li>• 1/2 frequency division ratio</li> </ul>	2.5 to 3.6		0.2	0.75	
	IDDHALT(4)		<ul style="list-style-type: none"> <li>• HALT mode</li> <li>• FmCF=0Hz (oscillation stopped)</li> <li>• FmX'tal=32.768kHz crystal oscillation mode</li> <li>• Internal RC oscillation stopped.</li> <li>• System clock set to 10MHz with frequency variable RC oscillation</li> <li>• 1/1 frequency division ratio</li> </ul>	2.5 to 3.6		1.6	4.6	
	IDDHALT(5)		<ul style="list-style-type: none"> <li>• HALT mode</li> <li>• FmCF=0Hz (oscillation stopped)</li> <li>• FmX'tal=32.768kHz crystal oscillation mode</li> <li>• Internal RC oscillation stopped.</li> <li>• System clock set to 4MHz with frequency variable RC oscillation</li> <li>• 1/1 frequency division ratio</li> </ul>	2.5 to 3.6		0.7	1.75	
	IDDHALT(6)		<ul style="list-style-type: none"> <li>• HALT mode</li> <li>• FmCF=0Hz (oscillation stopped)</li> <li>• FmX'tal=32.768kHz crystal oscillation mode</li> <li>• System clock set to 32.768kHz side</li> <li>• Internal RC oscillation stopped.</li> <li>• Frequency variable RC oscillation stopped.</li> <li>• 1/2 frequency division ratio</li> </ul>	2.5 to 3.6		12.4	54.9	μA
HOLD mode consumption current	IDDHOLD(1)	V <sub>DD1</sub>	<ul style="list-style-type: none"> <li>• HOLD mode</li> <li>• CF1=V<sub>DD</sub> or open (External clock mode)</li> </ul>	2.5 to 3.6		0.08	18.4	
Timer HOLD mode consumption current	IDDHOLD(2)		<ul style="list-style-type: none"> <li>• Timer HOLD mode</li> <li>• CF1=V<sub>DD</sub> or open (External clock mode)</li> <li>• FmX'tal=32.768kHz crystal oscillation mode</li> </ul>	2.5 to 3.6		10.14	34.4	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

**F-ROM Write Characteristics** at  $T_a = +10^{\circ}\text{C}$  to  $+55^{\circ}\text{C}$ ,  $V_{SS1} = V_{SS2} = V_{SS3} = 0\text{V}$

Parameter	Symbol	Pin/Remarks	Conditions	Specification				
				$V_{DD}$ [V]	min	typ	max	unit
Onboard programming current	IDD <sub>FW</sub> (1)	$V_{DD1}$	• Without CPU current	3.0 to 3.6		7	11	mA
Programming time	t <sub>FW</sub> (1)		• 2K-byte erase operation	3.0 to 3.6		12	15	ms
	t <sub>FW</sub> (2)		• 2K-byte writing operation	3.0 to 3.6		35	45	μs

**UART (Full Duplex) Operating Conditions** at  $T_a = +40$  to  $+85^{\circ}\text{C}$ ,  $V_{SS1} = V_{SS2} = V_{SS3} = 0\text{V}$


Parameter	Symbol	Pin/Remarks	Conditions	Specification				
				$V_{DD}$ [V]	min	typ	max	unit
Transfer rate	UBR	UTX(S32), URX(S33)		2.5 to 3.6	16/3		8192/3	tCYC

Data length : 7/8/9 bits (LSB first)


Stop bits : 1 bit (2-bit in continuous data transmission)


Parity bits : None

Example of 8-bit Data Transmission Mode Processing (Transmit Data=55H)




Example of 8-bit Data Reception Mode Processing (Receive Data=55H)






Reset Time and Oscillation Stabilization Time



HOLD Reset Signal and Oscillation Stabilization Time

Figure 4 Oscillation Stabilization Times



Note :

Determine the value of  $C_{RES}$  and  $R_{RES}$  so that the reset signal is present for a period of  $200\mu s$  after the supply voltage goes beyond the lower limit of the IC's operating voltage.

Figure 5 Reset Circuit




Figure 6 Serial I/O Waveforms




Figure 7 Pulse Input Timing Signal Waveform




Figure 8 LCD bias resistor

## ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
LC87F7NC8AUEJ-2H	QIP100E(14×20) (Pb-Free / Halogen Free)	50 / Tray Foam
LC87F7NC8AVUEJ-2H	QIP100E(14×20) (Pb-Free / Halogen Free)	50 / Tray Foam

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.