



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I²C, SIO, UART/USART
Peripherals	POR, WDT
Number of I/O	78
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/toshiba-semiconductor-and-storage/tmpm333fwfg-c-j

8.2.2.2	Port B Register	
8.2.2.3	PBDATA (Port B data register)	
8.2.2.4	PBCR (Port B output control register)	
8.2.2.5	PBFR1 (Port B function register 1)	
8.2.2.6	PBPUP (Port B pull-up control register)	
8.2.2.7	PBIE (Port B input control register)	
8.2.3	Port C (PC0 to PC3).....	115
8.2.3.1	Port C Circuit Type	
8.2.3.2	Port C Register	
8.2.3.3	PCDATA (Port C data register)	
8.2.3.4	PCPUP (Port C pull-up control register)	
8.2.3.5	PCIE (Port C input control register)	
8.2.4	Port D (PD0 to PD7).....	118
8.2.4.1	Port D Circuit Type	
8.2.4.2	Port D Register	
8.2.4.3	PDDATA (Port D data register)	
8.2.4.4	PDFR1 (Port D function register 1)	
8.2.4.5	PDPUP (Port D pull-up control register)	
8.2.4.6	PDIE (Port D input control register)	
8.2.5	Port E (PE0 to PE6).....	121
8.2.5.1	Port E Circuit Type	
8.2.5.2	Port E Register	
8.2.5.3	PEDATA (Port E data register)	
8.2.5.4	PECR (Port E output control register)	
8.2.5.5	PEFR1(Port E function register 1)	
8.2.5.6	PEFR2(Port E function register 2)	
8.2.5.7	PEOD (Port E open drain control register)	
8.2.5.8	PEPUP (Port E pull-up control register)	
8.2.5.9	PEIE (Port E input control register)	
8.2.6	Port F (PF0 to PF7).....	126
8.2.6.1	Port F Circuit Type	
8.2.6.2	Port F Register	
8.2.6.3	PFDATA (Port F data register)	
8.2.6.4	PFCR (Port F output control register)	
8.2.6.5	PFFR1(Port F function register 1)	
8.2.6.6	PFFR2(Port F function register 2)	
8.2.6.7	PFOD (Port F open drain control register)	
8.2.6.8	PPUP (Port F pull-up control register)	
8.2.6.9	PFIE (Port F input control register)	
8.2.7	Port G (PG0 to PG7).....	131
8.2.7.1	Port G Circuit Type	
8.2.7.2	Port G Register	
8.2.7.3	PGDATA (Port G data register)	
8.2.7.4	PGCR (Port G output control register)	
8.2.7.5	PGFR1(Port G function register 1)	
8.2.7.6	PGOD (Port G open drain control register)	
8.2.7.7	PGPUP (Port G pull-up control register)	
8.2.7.8	PGIE (Port G input control register)	
8.2.8	Port H (PH0 to PH7).....	136
8.2.8.1	Port H Circuit Type	
8.2.8.2	Port H Register	
8.2.8.3	PHDATA (Port H data register)	
8.2.8.4	PHCR (Port H output control register)	
8.2.8.5	PHFR1(Port H function register 1)	
8.2.8.6	PHPUP (Port H pull-up control register)	
8.2.8.7	PHIE (Port H input control register)	
8.2.9	Port I (PI0 to PI7).....	140
8.2.9.1	Port I Circuit Type	
8.2.9.2	Port I Register	
8.2.9.3	PIDATA(Port I data register)	
8.2.9.4	PICR (Port I output control register)	
8.2.9.5	PIFR1(Port I function register 1)	
8.2.9.6	PIPUP (Port I pull-up control register)	
8.2.9.7	PIIE (Port I input control register)	
8.2.10	Port J (PJ0 to PJ7).....	144
8.2.10.1	Port J Circuit Type	
8.2.10.2	Port J Register	
8.2.10.3	PJDATA (Port J data register)	
8.2.10.4	PJCR (Port J output control register)	
8.2.10.5	PJFR1(Port J function register 1)	
8.2.10.6	PJPUP (Port J pull-up control register)	
8.2.10.7	PJIE (Port J input control register)	
8.2.11	Port K (PK0 to PK2).....	148
8.2.11.1	Port K Circuit Type	
8.2.11.2	Port K Register	
8.2.11.3	PKDATA(Port K data register)	

8.2.11.4	PKCR (Port K output control register)
8.2.11.5	PKFR1(Port K function register 1)
8.2.11.6	PKFR2(Port K function register 2)
8.2.11.7	PKPUP (Port K pull-up control register)
8.2.11.8	PKIE (Port K input control register)

8.3 Block Diagrams of Ports.....	153
8.3.1 Port Types.....	153
8.3.2 Type T1.....	154
8.3.3 Type T2.....	155
8.3.4 Type T3.....	156
8.3.5 Type T4.....	157
8.3.6 Type5 T5.....	158
8.3.7 Type T6.....	159
8.3.8 Type T7.....	160
8.3.9 Type T8.....	161
8.3.10 Type T9.....	162
8.3.11 Type T10.....	163
8.3.12 Type T11.....	164
8.3.13 Type T12.....	165
8.3.14 Type T13.....	166
8.3.15 Type T14.....	167
8.3.16 Type T15.....	168
8.3.17 Type T16.....	169
8.3.18 Type T17.....	170
8.3.19 Type T18.....	171
8.4 Appendix (Port setting List).....	172
8.4.1 Port A Setting.....	172
8.4.2 Port B Setting.....	173
8.4.3 Port C Setting.....	174
8.4.4 Port D Setting.....	174
8.4.5 Port E Setting.....	175
8.4.6 Port F Setting.....	176
8.4.7 Port G Setting.....	177
8.4.8 Port H Setting.....	178
8.4.9 Port I Setting.....	179
8.4.10 Port J Setting.....	180
8.4.11 Port K Setting.....	181

9. 16-bit Timer/Event Counters(TMRB)

9.1 Outline.....	183
9.2 Differences in the Specifications.....	184
9.3 Configuration.....	185
9.4 Registers.....	186
9.4.1 Register list according to channel.....	186
9.4.2 TBxEN (Enable register).....	187
9.4.3 TBxRUN(RUN register).....	188
9.4.4 TBxCR(Control register).....	189
9.4.5 TBxMOD(Mode register).....	190
9.4.6 TBxFCCR(Flip-flop control register).....	191
9.4.7 TBxST(Status register).....	192
9.4.8 TBxIM(Interrupt mask register).....	193
9.4.9 TBxUC(Up counter capture register).....	193
9.4.10 TBxRG0(Timer register 0).....	194
9.4.11 TBxRG1(Timer register 1).....	194
9.4.12 TBxCPO(Capture register 0).....	195
9.4.13 TBxCPI(Capture register 1).....	195
9.5 Description of Operations for Each Circuit.....	196
9.5.1 Prescaler.....	196
9.5.2 Up-counter (UC).....	200
9.5.3 Timer registers (TBxRG0, TBxRG1).....	200
9.5.4 Capture.....	201
9.5.5 Capture registers (TBxCPO, TBxCPI).....	201

12.4.3	AD Monitor Function.....	333
12.4.4	Selecting the Input Channel.....	334
12.4.5	AD Conversion Details.....	334
12.4.5.1	Starting AD Conversion	
12.4.5.2	AD Conversion	
12.4.5.3	Top-priority AD conversion during normal AD conversion	
12.4.5.4	Stopping Repeat Conversion Mode	
12.4.5.5	Reactivating normal AD conversion	
12.4.5.6	Conversion completion	
12.4.5.7	Interrupt generation timings and AD conversion result storage register	

13. Watchdog Timer(WDT)

13.1	Configuration.....	341
13.2	Register.....	342
13.2.1	WDMOD(Watchdog Timer Mode Register)	342
13.2.2	WDCR (Watchdog Timer Control Register).....	343
13.3	Operations.....	344
13.3.1	Basic Operation.....	344
13.3.2	Operation Mode and Status.....	344
13.4	Operation when malfunction (runaway) is detected.....	345
13.4.1	INTWDT interrupt generation.....	345
13.4.2	Internal reset generation.....	346
13.5	Control register.....	347
13.5.1	Watchdog Timer Mode Register (WDMOD).....	347
13.5.2	Watchdog Timer Control Register(WDCR).....	347
13.5.3	Setting example.....	348
13.5.3.1	Disabling control	
13.5.3.2	Enabling control	
13.5.3.3	Watchdog timer clearing control	
13.5.3.4	Detection time of watchdog timer	

14. Real Time Clock (RTC)

14.1	Function.....	349
14.2	Block Diagram.....	349
14.3	Detailed Description Register.....	350
14.3.1	Register List.....	350
14.3.2	Control Register.....	350
14.3.3	Detailed Description of Control Register.....	352
14.3.3.1	RTCSECR (Second column register (for PAGE0 only))	
14.3.3.2	RTCMINR (Minute column register (PAGE0/1))	
14.3.3.3	RTCHOURR (Hour column register(PAGE0/1))	
14.3.3.4	RTCDAYR (Day of the week column register(PAGE0/1))	
14.3.3.5	RTCDATER (Day column register (for PAGE0/1 only))	
14.3.3.6	RTCMONTHR (Month column register (for PAGE0 only))	
14.3.3.7	RTCMONTHR (Selection of 24-hour clock or 12-hour clock24(for PAGE1 only))	
14.3.3.8	RTCYEARR (Year column register (for PAGE0 only))	
14.3.3.9	RTCYEARR (Leap year register (for PAGE1 only))	
14.3.3.10	RTCPAGER(PAGE register(PAGE0/1))	
14.3.3.11	RTCRESTR (Reset register (for PAGE0/1))	
14.4	Operational Description.....	359
14.4.1	Reading clock data.....	359
14.4.2	Writing clock data.....	359
14.4.3	Entering the Low Power Consumption Mode.....	361
14.5	Alarm function.....	362
14.5.1	"Low" pulse (when the alarm register corresponds with the clock).....	362
14.5.2	1Hz cycle "Low" pulse1 Hz.....	363
14.5.3	16Hz cycle "Low" pulse16 Hz.....	363

Table 1-1 Pin Names and Functions Sorted by Pin (5/6)

Type	Pin No.	Pin Name	Input/ Output	Function
Function	80	<u>NMI</u>	I	Non-maskable interrupt (note) With a noise filter (about 30ns (typical value))
Control	81	MODE	I	Mode pin: (note) MODE pin must be connected to GND.
Function	82	<u>RESET</u>	I	Reset input pin (note) With a pull-up and a noise filter (about 30ns (typical value))
Function	83	P17 TB4IN1	I/O I	I/O port Inputting the timer B capture trigger
Function	84	PH6 TB3IN0	I/O I	I/O port Inputting the timer B capture trigger
Function	85	PH7 TB3IN1	I/O I	I/O port Inputting the timer B capture trigger
Function	86	PJ2 INT2	I/O I	I/O port External interrupt pin
Function	87	PJ3 INT3	I/O I	I/O port External interrupt pin
Function	88	PJ4 TB6OUT	I/O O	I/O port Timer B output
Function	89	PE3	I/O	I/O port
Test	90	TEST4	-	TEST pin: (note) TEST pin must be left OPEN.
Function	91	PC0 AIN0	I I	Input port Analog input
Function	92	PC1 AIN1	I I	Input port Analog input
Function	93	PC2 AIN2	I I	Input port Analog input
Function	94	PC3 AIN3	I I	Input port Analog input
Function	95	PD0 AIN4 TB5IN0	I I I	Input port Analog input Inputting the timer B capture trigger
Function	96	PD1 AIN5 TB5IN1	I I I	Input port Analog input Inputting the timer B capture trigger

1.5 Pin Numbers and Power Supply Pins

Table 1-3 Pin Numbers and Power Supplies

Power supply	Voltage range	Pin No.	Pin name
DVDD3	2.7 to 3.6V	14, 62, 71	PA,PB,PE,PF,PG,PH,PI,PJ,PK,X1,X2,XT1, XT2, <u>RESET</u> , <u>NMI</u> , <u>MODE</u>
AVDD3		5	PC,PD
RVDD3		76	-

6. Clock/Mode control

6.1 Features

The clock/mode control block enables to select clock gear, prescaler clock and warm-up of the PLL clock multiplication circuit and oscillator.

There is also the low power consumption mode which can reduce power consumption by mode transitions.

This chapter describes how to control clock operating modes and mode transitions.

The clock/mode control block has the following functions:

- Controls the system clock
- Controls the prescaler clock
- Controls the PLL multiplication circuit
- Controls the warm-up timer

In addition to NORMAL mode, the TMPPM333FDFG/FYFG/FWFG can operate in three types of low power mode to reduce power consumption according to its usage conditions.

9.4 Registers

9.4.1 Register list according to channel

The following table shows the register names and addresses of each channel.

Channel x	Base Address
Channel0	0x4001_0000
Channel1	0x4001_0040
Channel2	0x4001_0080
Channel3	0x4001_00C0
Channel4	0x4001_0100
Channel5	0x4001_0140
Channel6	0x4001_0180
Channel7	0x4001_01C0
Channel8	0x4001_0200
Channel9	0x4001_0240

Register name(x=0 to 9)		Address(Base+)
Enable register	TBxEN	0x0000
RUN register	TBxRUN	0x0004
Control register	TBxCR	0x0008
Mode register	TBxMOD	0x000C
Flip-flop control register	TBxFPCR	0x0010
Status register	TBxST	0x0014
Interrupt mask register	TBxIM	0x0018
Up counter capture register	TBxUC	0x001C
Timer register 0	TBxRG0	0x0020
Timer register 1	TBxRG1	0x0024
Capture register 0	TBxCP0	0x0028
Capture register 1	TBxCP1	0x002C

9.4.6 TBxFFCR(Flip-flop control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	TBC1T1	TBC0T1	TBE1T1	TBE0T1	TBFF0C	
After reset	1	1	0	0	0	0	1	1

Bit	Bit Symbol	Type	Function
31-8	-	R	Read as 0.
7-6	-	R	Read as 1.
5	TBC1T1	R/W	TBxFF0 reverse trigger when the up-counter value is taken into the TBxCP1. 0: Disable trigger 1: Enable trigger By setting "1", the timer-flip-flop reverses when the up-counter value is taken into the Capture register 1 (TBxCP1).
4	TBC0T1	R/W	TBxFF0 reverse trigger when the up-counter value is taken into the TBxCP0. 0: Disable trigger 1: Enable trigger By setting "1", the timer-flip-flop reverses when the up-counter value is taken into the Capture register 0 (TBxCP0).
3	TBE1T1	R/W	TBxFF0 reverse trigger when the up-counter value is matched with TBxRG1. 0: Disable trigger 1: Enable trigger By setting "1", the timer-flip-flop reverses when the up-counter value is matched with the Timer register 1 (TBxRG1).
2	TBE0T1	R/W	TBxFF0 reverse trigger when the up-counter value is matched with TBxRG0. 0: Disable trigger 1: Enable trigger By setting "1", the timer-flip-flop reverses when an up-counter value is matched with the Timer register 0 (TBxRG0).
1-0	TBFF0C[1:0]	R/W	TBxFF0 control 00: Invert Reverses the value of TBxFF0 (reverse by using software). 01: Set Sets TBxFF0 to "1". 10: Clear Clears TBxFF0 to "0". 11: Don't care * This is always read as "11".

9.4.8 TBxIM(Interrupt mask register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	TBIMOF	TBIM1	TBIM0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Type	Function
31-3	-	R	Read as 0.
2	TBIMOF	R/W	Overflow interrupt mask 0:Disable 1:Enable Sets the up-counter overflow interrupt to disable or enable.
1	TBIM1	R/W	Match interrupt mask (TBxRG1) 0:Disable 1:Enable Sets the match interrupt mask with the Timer register 1 (TBxRG1) to enable or disable.
0	TBIM0	R/W	Match interrupt mask (TBxRG0) 0:Disable 1:Enable Sets the match interrupt mask with the Timer register 0 (TBxRG0) to enable or disable.

9.4.9 TBxUC(Up counter capture register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	TBUC							
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	TBUC							
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Type	Function
31-16	-	R	Read as 0.
15-0	TBUC[15:0]	R	Captures a value by reading up-counter out. If TBxUC is read, current up-counter value can be captured.

9.5.2 Up-counter (UC)

UC is a 16-bit binary counter.

- Source clock

UC source clock, specified by TBxMOD<TBCLK[1:0]>, can be selected from either three types - $\varphi T1$, $\varphi T4$ and $\varphi T16$ - of prescaler output clock or the external clock of the TBxIN0 pin.

- Count start/ stop

Counter operation is specified by TBxRUN<TBRUN>. UC starts counting if <TBRUN> = "1", and stops counting and clears counter value if <TBRUN> = "0".

- Timing to clear UC

1. When a match is detected

By setting TBxMOD<TBCLE> = "1", UC is cleared if when the comparator detects a match between counter value and the value set in TBxRG1. UC operates as a free-running counter if TBxMOD<TBCLE> = "0".

2. When UC stops

UC stops counting and clears counter value if TBxRUN<TBRUN> = "0".

- UC overflow

If UC overflow occurs, the INTTBx overflow interrupt is generated.

9.5.3 Timer registers (TBxRG0, TBxRG1)

TBxRG0 and TBxRG1 are registers for setting values to compare with up-counter values and two registers are built into each channel. If the comparator detects a match between a value set in this timer register and that in a UC up-counter, it outputs the match detection signal.

TBxRG0 and TBxRG1 are consisted of the double-buffered configuration which are paired with register buffers. The double buffering is disabled in the initial state.

Controlling double buffering disable or enable is specified by TBxCR<TBWBF> bit. If <TBWBF> = "0", the double buffering becomes disable. If <TBWBF> = "1", it becomes enable. When the double buffering is enabled, a data transfer from the register buffer to the timer register (TBxRG0/1) is done in the case that UC is matched with TBxRG1. When the counter is stopped even if double buffering is enabled, the double buffering operates as a single buffer, and an immediate data can be written to the TBxRG0 and TBxRG1.

10.4.3 SCxBUF (Buffer Register)

SCxBUF works as a transmit buffer or FIFO for write operation and as a receive buffer or FIFO for read operation.

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	TB / RB							
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Type	Function
31-8	-	R	Read as 0.
7-0	TB[7:0] / RB [7:0]	R/W	[write] TB : Transmit buffer / FIFO [read] RB : Receive buffer / FIFO

To enable FIFO, enable the double buffer by setting SCxMOD2<WBUF> to "1" and SCxFcnf<CNFG> to "1". The FIFO buffer configuration is specified by SCxMOD1<FDPX[1:0]>.

Note: To use TX/RX FIFO buffer, TX/RX FIFO must be cleared after setting the SIO transfer mode (half duplex/full duplex) and enabling FIFO (SCxFcnf<CNFG> = "1").

Table 10-11 shows correlation between modes and FIFO.

Table 10-11 Mode and FIFO Composition

	SCxMOD1<FDPX[1:0]>	RX FIFO	TX FIFO
Half duplex RX	"01"	4byte	-
Half duplex TX	"10"	-	4byte
Full duplex	"11"	2byte	2byte

10.9 Status Flag

The SCxMOD2 register has two types of flag. This bit is significant only when the double buffer is enabled.

<RBFL> is a flag to show that the receive buffer is full. When one frame of data is received and the data is moved from the receive shift register to the receive buffers, this bit changes to "1" while reading this bit changes it to "0".

<TBEMP> shows that the transmit buffers are empty. When data in the transmit buffers is moved to the transmit shift register, this bit is set to "1" When data is set to the transmit buffers, the bit is cleared to "0".

10.10 Error Flag

Three error flags are provided in the SCxCR register. The meaning of the flags is changed depending on the modes. The table below shows the meanings in each mode.

These flags are cleared to "0" after reading the SCxCR register.

Mode	Flag		
	<OERR>	<PERR>	<FERR>
UART	Overrun error	Parity error	Framing error
I/O Interface (SCLK input)	Overrun error	Underrun error (When using double buffer or FIFO)	Fixed to 0
		Fixed to 0 (When a double buffer and FIFO unused)	
I/O Interface (SCLK output)	Undefined	Undefined	Fixed to 0

10.10.1 OERR Flag

In both UART and I/O interface modes, this bit is set to "1" when an error is generated by completing the reception of the next frame of receive data before the receive buffer has been read. If the receive FIFO is enabled, the received data is automatically moved to the receive FIFO and no overrun error will be generated until the receive FIFO is full (or until the usable bytes are fully occupied).

10.11.3.3 I/O interface mode with SCLK output

In the I/O interface mode and SCLK output setting, SCLK output stops when all received data is stored in the receive buffer and FIFO. So, in this mode, the overrun error flag has no meaning.

The timing of SCLK output stop and re-output depends on receive buffer and FIFO.

(1) Case of single buffer

Stop SCLK output after receiving a data. In this mode, I/O interface can transfer each data with the transfer device by hand-shake.

When the data in a buffer is read, SCLK output is restarted.

(2) Case of double buffer

Stop SCLK output after receiving the data into a receive shift register and a receive buffer.

When the data is read, SCLK output is restarted.

(3) Case of FIFO

Stop SCLK output after receiving the data into a shift register, received buffer and FIFO.

When one byte data is read, the data in the received buffer is transferred into FIFO and the data in the receive shift register is transferred into received buffer and SCLK output is restarted.

And if SCxFCNF<RXTXCNT> is set to "1", SCLK stops and receive operation stops with clearing SCxMOD0<RXE> bit too.

10.11.3.4 Read Received Data

In spite of enabling or disabling FIFO, read the received data from the receive buffer (SCxBUF).

When receive FIFO is disabled, the buffer full flag SCxMOD2<RBFL> is cleared to "0" by this reading. In the case of the next data can be received in the receive shift register before reading a data from the receive buffer. The parity bit to be added in the 8-bit UART mode as well as the most significant bit in the 9-bit UART mode will be stored in SCxCR<RB8>.


When the receive FIFO is available, the 9-bit UART mode is prohibited because up to 8-bit data can be stored in FIFO. In the 8-bit UART mode, the parity bit is lost but parity error is determined and the result is stored in SCxCR<PERR>.

10.11.3.5 Wake-up Function


In the 9-bit UART mode, the slave controller can be operated in the wake-up mode by setting the wake-up function SCxMOD0 <WU> to "1." In this case, the interrupt INTRXx will be generated only when SCxCR <RB8> is set to "1."

10.16.4.2 Protocol

1. Select the 9-bit UART mode for the master and slave controllers.
2. Set SCxMOD<WU> to "1" for the slave controllers to make them ready to receive data.
3. The master controller is to transmit a single frame of data that includes the slave controller select code (8 bits). In this, the most significant bit (bit 8) <TB8> must be set to "1".



4. Each slave controller receives the above data frame; if the code received matches with the controller's own select code, it clears the WU bit to "0".
5. The master controller transmits data to the designated slave controller (the controller of which SCxMOD<WU> bit is cleared to "0"). In this, the most significant bit (bit 8) <TB8> must be set to "0".



6. The slave controllers with the <WU> bit set to "1" ignore the receive data because the most significant bit (bit 8) <RB8> is set to "0" and thus no interrupt (INTRX_x) is generated. Also, the slave controller with the <WU> bit set to "0" can transmit data to the master controller to inform that the data has been successfully received.

Then Master A pulls the SDA bus line to the "Low" level because the line has the wired-AND connection. When the SCL line goes high at the point b, the slave device reads the SDA line data, i.e., data transmitted by Master A. At this time, data transmitted by Master B becomes invalid.

This condition of Master B is called "Arbitration Lost". Master B releases its SDA pin, so that it does not affect the data transfer initiated by another master. If two or more masters have transmitted exactly the same first data word, the arbitration procedure continues with the second data word.




Figure 11-7 Lost Arbitration

A master compares the SDA bus line level and the internal SDA output level at the rising of the SCL line. If there is a difference between these two values, Arbitration Lost occurs and SBIXSR<AL> is set to "1".

When <AL> is set to "1", SBIXSR<MST, TRX> are cleared to "0", causing the SBI to operate as a slave receiver. Therefore, the serial bus interface circuit stops the clock output during data transfer after <AL> is set to "1".

<AL> is cleared to "0" when data is written to or read from SBIXDBR or data is written to SBIXCR2.




Figure 11-8 Example of Master B Lost Arbitration (D7A = D7B, D6A = D6B)

14.3.3 Detailed Description of Control Register

14.3.3.1 RTCSECR (Second column register (for PAGE0 only))

	7	6	5	4	3	2	1	0
bit symbol	-	SE						
After reset	0	Undefined						

Bit	Bit Symbol	Type	Functon																														
7	-	R	Read as 0.																														
6-0	SE	R/W	<p>Setting digit register of second</p> <table> <tbody> <tr><td>000_0000 : 00sec.</td><td>001_0000 : 10sec.</td><td>010_0000 : 20sec.</td></tr> <tr><td>000_0001 : 01sec.</td><td>001_0001 : 11sec.</td><td>.</td></tr> <tr><td>000_0010 : 02sec.</td><td>001_0010 : 12sec.</td><td>011_0000 : 30sec.</td></tr> <tr><td>000_0011 : 03sec.</td><td>001_0011 : 13sec.</td><td>.</td></tr> <tr><td>000_0100 : 04sec.</td><td>001_0100 : 14sec.</td><td>100_0000 : 40sec.</td></tr> <tr><td>000_0101 : 05sec.</td><td>001_0101 : 15sec.</td><td>.</td></tr> <tr><td>000_0110 : 06sec.</td><td>001_0110 : 16sec.</td><td>101_0000 : 50sec.</td></tr> <tr><td>000_0111 : 07sec.</td><td>001_0111 : 17sec.</td><td>.</td></tr> <tr><td>000_1000 : 08sec.</td><td>001_1000 : 18sec.</td><td>.</td></tr> <tr><td>000_1001 : 09sec.</td><td>001_1001 : 19sec.</td><td>101_1001 : 59sec.</td></tr> </tbody> </table>	000_0000 : 00sec.	001_0000 : 10sec.	010_0000 : 20sec.	000_0001 : 01sec.	001_0001 : 11sec.	.	000_0010 : 02sec.	001_0010 : 12sec.	011_0000 : 30sec.	000_0011 : 03sec.	001_0011 : 13sec.	.	000_0100 : 04sec.	001_0100 : 14sec.	100_0000 : 40sec.	000_0101 : 05sec.	001_0101 : 15sec.	.	000_0110 : 06sec.	001_0110 : 16sec.	101_0000 : 50sec.	000_0111 : 07sec.	001_0111 : 17sec.	.	000_1000 : 08sec.	001_1000 : 18sec.	.	000_1001 : 09sec.	001_1001 : 19sec.	101_1001 : 59sec.
000_0000 : 00sec.	001_0000 : 10sec.	010_0000 : 20sec.																															
000_0001 : 01sec.	001_0001 : 11sec.	.																															
000_0010 : 02sec.	001_0010 : 12sec.	011_0000 : 30sec.																															
000_0011 : 03sec.	001_0011 : 13sec.	.																															
000_0100 : 04sec.	001_0100 : 14sec.	100_0000 : 40sec.																															
000_0101 : 05sec.	001_0101 : 15sec.	.																															
000_0110 : 06sec.	001_0110 : 16sec.	101_0000 : 50sec.																															
000_0111 : 07sec.	001_0111 : 17sec.	.																															
000_1000 : 08sec.	001_1000 : 18sec.	.																															
000_1001 : 09sec.	001_1001 : 19sec.	101_1001 : 59sec.																															

Note: The setting other than listed above is prohibited.

14.3.3.2 RTCTINR (Minute column register (PAGE0/1))

	7	6	5	4	3	2	1	0
Bit symbol	-	MI						
After reset	0	Undefined						

Bit	Bit Symbol	Type	Functon																														
7	-	R	Read as 0.																														
6-0	MI	R/W	<p>Setting digit register of Minutes.</p> <table> <tbody> <tr><td>000_0000 : 00min.</td><td>001_0000 : 10min.</td><td>010_0000 : 20min.</td></tr> <tr><td>000_0001 : 01min.</td><td>001_0001 : 11min.</td><td>.</td></tr> <tr><td>000_0010 : 02min.</td><td>001_0010 : 12min.</td><td>011_0000 : 30min.</td></tr> <tr><td>000_0011 : 03min.</td><td>001_0011 : 13min.</td><td>.</td></tr> <tr><td>000_0100 : 04min.</td><td>001_0100 : 14min.</td><td>100_0000 : 40min.</td></tr> <tr><td>000_0101 : 05min.</td><td>001_0101 : 15min.</td><td>.</td></tr> <tr><td>000_0110 : 06min.</td><td>001_0110 : 16min.</td><td>101_0000 : 50min.</td></tr> <tr><td>000_0111 : 07min.</td><td>001_0111 : 17min.</td><td>.</td></tr> <tr><td>000_1000 : 08min.</td><td>001_1000 : 18min.</td><td>.</td></tr> <tr><td>000_1001 : 09min.</td><td>001_1001 : 19min.</td><td>101_1001 : 59min.</td></tr> </tbody> </table>	000_0000 : 00min.	001_0000 : 10min.	010_0000 : 20min.	000_0001 : 01min.	001_0001 : 11min.	.	000_0010 : 02min.	001_0010 : 12min.	011_0000 : 30min.	000_0011 : 03min.	001_0011 : 13min.	.	000_0100 : 04min.	001_0100 : 14min.	100_0000 : 40min.	000_0101 : 05min.	001_0101 : 15min.	.	000_0110 : 06min.	001_0110 : 16min.	101_0000 : 50min.	000_0111 : 07min.	001_0111 : 17min.	.	000_1000 : 08min.	001_1000 : 18min.	.	000_1001 : 09min.	001_1001 : 19min.	101_1001 : 59min.
000_0000 : 00min.	001_0000 : 10min.	010_0000 : 20min.																															
000_0001 : 01min.	001_0001 : 11min.	.																															
000_0010 : 02min.	001_0010 : 12min.	011_0000 : 30min.																															
000_0011 : 03min.	001_0011 : 13min.	.																															
000_0100 : 04min.	001_0100 : 14min.	100_0000 : 40min.																															
000_0101 : 05min.	001_0101 : 15min.	.																															
000_0110 : 06min.	001_0110 : 16min.	101_0000 : 50min.																															
000_0111 : 07min.	001_0111 : 17min.	.																															
000_1000 : 08min.	001_1000 : 18min.	.																															
000_1001 : 09min.	001_1001 : 19min.	101_1001 : 59min.																															

Note: The setting other than listed above is prohibited.


17.6.9 Debug Communication

17.6.9.1 SWD Interface


Parameter	Symbol	Min	Max	Unit
CLK cycle	T_{dck}	83.33	–	ns
CLK rise → Output data hold	T_{d1}	4	–	ns
CLK rise → Output data valid	T_{d2}	–	30	ns
Input data valid ← CLK rise	T_{ds}	20	–	ns
CLK rise → Input data hold	T_{dh}	15	–	ns

17.6.9.2 JTAG Interface


Parameter	Symbol	Min	Max	Unit
CLK cycle	T_{dck}	100	–	ns
CLK fall → Output data hold	T_{d3}	4	–	ns
CLK fall → Output data valid	T_{d4}	–	50	ns
Input data valid ← CLK rise	T_{ds}	20	–	ns
CLK rise → Input data hold	T_{dh}	15	–	ns



18.3 PA2 to 7, PB0, PB3 to 7, PE0, PE4, PF0, PG7, PI0 to 5, PJ4 to 5, PK1 to 2



18.4 PC0 to 3, PD4 to 7



18.5 PD0 to 3

