

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XF

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	l <sup>2</sup> C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Bluetooth, Brown-out Detect/Reset, DMA LVD, POR, PWM, SmartCard, SmartSense, WDT
Number of I/O	36
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x12b SAR; D/A 2xIDAC
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	56-UFQFN Exposed Pad
Supplier Device Package	56-QFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4248lqi-bl573

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong






# Contents

Functional Definition	5
CPU and Memory Subsystem	5
System Resources	
BLE Radio and Subsystem	
Analog Blocks	7
Programmable Digital	8
Fixed-Function Digital	9
GPIO	9
Special-Function Peripherals	
Pinouts	11
Power	
Development Support	
Documentation	
Online	
Tools	
Electrical Specifications	
Absolute Maximum Ratings	
Device-Level Specifications	

Analog Peripherals	23
Digital Peripherals	
Memory	
System Resources	
Ordering Information	
Ordering Code Definitions	
Packaging	
WLCSP Compatibility	41
Acronyms	
Document Conventions	45
Units of Measure	45
Revision History	
Sales, Solutions, and Legal Information	47
Worldwide Sales and Design Support	47
Products	
PSoC® Solutions	47
Cypress Developer Community	47
Technical Support	



Figure 2. Block Diagram



The PSoC 4XX8 BLE 4.2 devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM SWD interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debugging.

The PSoC Creator IDE provides fully integrated programming and debugging support for the PSoC 4XX8 BLE 4.2 devices. The SWD interface is fully compatible with industry-standard third-party tools. With the ability to disable debug features, very robust flash protection, and allowing customer-proprietary functionality to be implemented in on-chip programmable blocks, the PSoC 4XX8 BLE 4.2 family provides a level of security not possible with multi-chip application solutions or with microcontrollers. Debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with the new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4XX8 BLE 4.2 with device security enabled may not be returned for failure analysis. This is a trade-off the PSoC 4XX8 BLE 4.2 allows the customer to make.



# **Functional Definition**

# CPU and Memory Subsystem

### CPU

The Cortex-M0 CPU in PSoC 4XX8 BLE 4.2 is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. It mostly uses 16-bit instructions and executes a subset of the Thumb-2 instruction set. This enables fully compatible binary upward migration of the code to higher-performance processors such as Cortex-M3 and M4. The Cypress implementation includes a hardware multiplier that provides a 32-bit result in one cycle. It includes a nested vectored interrupt controller (NVIC) block with 32 interrupt inputs and a wakeup interrupt controller (WIC). The WIC can wake the processor up from the Deep Sleep mode, allowing power to the main processor to be switched off when the chip is in the Deep Sleep mode. The Cortex-M0 CPU provides a nonmaskable interrupt (NMI) input, which is made available to the user when it is not in use for system functions requested by the user.

The CPU also includes an SWD interface, which is a 2-wire form of JTAG; the debug configuration used for PSoC 4XX8 BLE 4.2 has four break-point (address) comparators and two watchpoint (data) comparators.

#### Flash

The PSoC 4XX8 BLE 4.2 device has a flash module with either 128 KB or 256 KB of flash memory, tightly coupled to the CPU to improve average access times from the flash block. The flash block is designed to deliver 2 wait-state (WS) access time at 48 MHz and with 1-WS access time at 24 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average. Part of the flash module can be used to emulate EEPROM operation if required. Maximum erase and program time is 20 ms per row (256 bytes). This also applies to the emulated EEPROM.

### SRAM

SRAM memory is retained during Hibernate.

### SROM

The 8-KB supervisory ROM contains a library of executable functions for flash programming. These functions are accessed through supervisory calls (SVC) and enable in-system programming of the flash memory.

### DMA

A DMA engine, with eight channels, is provided that can do 32-bit transfers and has chainable ping-pong descriptors.

# System Resources

#### Power System

The power system is described in detail in the section Power on page 16. It provides an assurance that the voltage levels are as required for the respective modes, and can either delay the mode entry (on power-on reset (POR), for example) until voltage levels are as required or generate resets (brownout detect (BOD)) or interrupts when the power supply reaches a particular programmable level between 1.8 and 4.5 V (low voltage detect (LVD)).

PSoC 4XX8 BLE 4.2 operates with a single external supply (1.71 to 5.5 V without radio, and 1.9 V to 5.5 V with radio). The device has five different power modes; transitions between these modes are managed by the power system. PSoC 4XX8 BLE 4.2 provides Sleep, Deep Sleep, Hibernate, and Stop low-power modes. Refer to the *Technical Reference Manual* for more details.

#### Clock System

The PSoC 4XX8 BLE 4.2 clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that no metastable conditions occur.

The clock system for PSoC 4XX8 BLE 4.2 consists of the internal main oscillator (IMO), the internal low-speed oscillator (ILO), the 24-MHz external crystal oscillator (ECO) and the 32-kHz watch crystal oscillator (WCO). In addition, an external clock may be supplied from a pin.

#### IMO Clock Source

The IMO is the primary source of internal clocking in PSoC 4XX8 BLE 4.2. It is trimmed during testing to achieve the specified accuracy. Trim values are stored in nonvolatile latches (NVL). Additional trim settings from flash can be used to compensate for changes. The IMO default frequency is 24 MHz and it can be adjusted between 3 to 48 MHz in steps of 1 MHz. The IMO tolerance with Cypress-provided calibration settings is  $\pm 2\%$ .

#### ILO Clock Source

The ILO is a very low-power oscillator, which is primarily used to generate clocks for the peripheral operation in the Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

#### External Crystal Oscillator (ECO)

The ECO is used as the active clock for the BLE subsystem to meet the  $\pm$ 50-ppm clock accuracy of the Bluetooth 4.2 Specification. PSoC 4XX8 BLE 4.2 includes a tunable load capacitor to tune the crystal clock frequency by measuring the actual clock frequency. The high-accuracy ECO clock can also be used as a system clock.

#### Watch Crystal Oscillator (WCO)

The WCO is used as the sleep clock for the BLE subsystem to meet the  $\pm$ 500-ppm clock accuracy for the Bluetooth 4.2 Specification. The sleep clock provides an accurate sleep timing and enables wakeup at the specified advertisement and connection intervals. The WCO output can be used to realize the real-time clock (RTC) function in firmware.

#### Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO or from the WCO; this allows the watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the timeout occurs. The watchdog reset is recorded in the Reset Cause register. With the WCO and firmware, an accurate real-time clock (within the bounds of the 32-kHz crystal accuracy) can be realized.



**FCO** HFCLK Divide  $2^{n}$  (n=0..3) Prescaler SYSCLK Divider 0 IMO (/16) PER0\_CLK EXTCLK . Divider 9 (/16) Fractional Divider 0 (/16.5) PER15 CLK Fractional WCO Divider 1 (/16.5) LFCLK 

#### Figure 3. PSoC 4XX8 BLE 4.2 MCU Clocking Architecture

The HFCLK signal can be divided down (see Figure 3) to generate synchronous clocks for the UDBs, and the analog and digital peripherals. There are a total of 12 clock dividers for PSoC 4XX8 BLE 4.2: ten with 16-bit divide capability and two with 16.5-bit divide capability. This allows the generation of 16 divided clock signals, which can be used by peripheral blocks. The analog clock leads the digital clocks to allow analog events to occur before the digital clock-related noise is generated. The 16-bit and 16.5-bit dividers allow a lot of flexibility in generating fine-grained frequency values and are fully supported in PSoC Creator.

#### Reset

PSoC 4XX8 BLE 4.2 device can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through resets and allows the software to determine the cause of the reset. An XRES pin is reserved for an external reset to avoid complications with the configuration and multiple pin functions during power-on or reconfiguration. The XRES pin has an internal pull-up resistor that is always enabled.

#### Voltage Reference

The PSoC 4XX8 BLE 4.2 reference system generates all internally required references. A one-percent voltage reference spec is provided for the 12-bit ADC. To allow better signal-to-noise ratios (SNR) and better absolute accuracy, it is possible to bypass the internal reference using a GPIO pin or use an external reference for the SAR. Refer to Table 19, "SAR ADC AC Specifications," on page 26 for details.

#### **BLE Radio and Subsystem**

PSoC 4XX8 BLE 4.2 incorporates a Bluetooth Smart subsystem that contains the Physical Layer (PHY) and Link Layer (LL) engines with an embedded AES-128 security engine. The physical layer consists of the digital PHY and the RF transceiver that transmits and receives GFSK packets at 1 Mbps over a 2.4-GHz ISM band, which is compliant with Bluetooth Smart Bluetooth Specification 4.2. The baseband controller is a composite hardware and firmware implementation that supports both master and slave modes. Key protocol elements, such as HCI and link control, are implemented in firmware. Time-critical functional blocks, such as encryption, CRC, data whitening, and access code correlation, are implemented in hardware (in the LL engine).

The RF transceiver contains an integrated balun, which provides a single-ended RF port pin to drive a 50- $\Omega$  antenna via a matching/filtering network. In the receive direction, this block converts the RF signal from the antenna to a digital bit stream after performing GFSK demodulation. In the transmit direction, this block performs GFSK modulation and then converts a digital baseband signal to a radio frequency before transmitting it to air through the antenna.

The Bluetooth Smart Radio and Subsystem (BLESS) requires a 1.9-V minimum supply (the range varies from 1.9 V to 5.5 V).

Key features of BLESS are as follows:

- Master and slave single-mode protocol stack with logical link control and adaptation protocol (L2CAP), attribute (ATT), and security manager (SM) protocols
- API access to generic attribute profile (GATT), generic access profile (GAP), and L2CAP
- L2CAP connection-oriented channel
- GAP features
  - Broadcaster, Observer, Peripheral, and Central roles
  - □ Security mode 1: Level 1, 2, 3, and 4
  - □ Security mode 2: Level 1 and 2
  - □ User-defined advertising data
  - Multiple bond support
- GATT features
  - □ GATT client and server
  - Supports GATT sub-procedures
  - □ 32-bit universally unique identifier (UUID)
- Security Manager (SM)
  - Pairing methods: Just works, Passkey Entry, Out of Band and Numeric Comparison
  - Authenticated man-in-the-middle (MITM) protection and data signing
  - □ LE Secure Connections (Bluetooth 4.2 feature)
- Link Layer (LL)
  - Master and Slave roles
  - □ 128-bit AES engine
  - Encryption
  - Low-duty cycle advertising
  - D LE Ping
  - D LE Data Packet Length Extension (Bluetooth 4.2 feature)
  - Link Layer Privacy (with extended scanning filter policy, Bluetooth 4.2 feature)
- Supports all SIG-adopted BLE profiles



### Table 2. PSoC 4XX8 BLE 4.2 Pin List (WLCSP Package) (continued)

Pin	Name	Туре	Description
G6	VSSR	GROUND	Radio ground
G7	VSSR	GROUND	Radio ground
G8	GANT	GROUND	Antenna shielding ground
G9	VSSR	GROUND	Radio ground
H1	NC	NC	Do not connect
H2	P0.5	GPIO	Port 0 Pin 5, analog/digital/lcd/csd
H3	P0.1	GPIO	Port 0 Pin 1, analog/digital/lcd/csd
H4	XTAL24O	CLOCK	24-MHz crystal
H5	XTAL24I	CLOCK	24-MHz crystal or external clock input
H6	VSSR	GROUND	Radio ground
H7	VSSR	GROUND	Radio ground
H8	ANT	ANTENNA	Antenna pin
J1	NC	NC	Do not connect
J2	P0.4	GPIO	Port 0 Pin 4, analog/digital/lcd/csd
J3	P0.0	GPIO	Port 0 Pin 0, analog/digital/lcd/csd
J4	VDDR	POWER	1.9-V to 5.5-V radio supply
J7	VDDR	POWER	1.9-V to 5.5-V radio supply
J8	NO CONNECT	_	-

High-speed I/O matrix (HSIOM) is a group of high-speed switches that routes GPIOs to the resources inside the device. These resources include CapSense, TCPWMs,  $I^2C$ , SPI, UART, and LCD. HSIOM\_PORT\_SELx are 32-bit-wide registers that control the routing of GPIOs. Each register controls one port; four dedicated bits are assigned to each GPIO in the port. This provides up to 16 different options for GPIO routing as shown in Table 3.

#### Table 3. HSIOM Port Settings

Value	Description
0	Firmware-controlled GPIO
1	Output is firmware-controlled, but Output Enable (OE) is controlled from DSI.
2	Both output and OE are controlled from DSI.
3	Output is controlled from DSI, but OE is firmware-controlled.
4	Pin is a CSD sense pin
5	Pin is a CSD shield pin
6	Pin is connected to AMUXA
7	Pin is connected to AMUXB
8	Pin-specific Active function #0
9	Pin-specific Active function #1
10	Pin-specific Active function #2

 Table 3. HSIOM Port Settings (continued)

Value	Description
11	Reserved
12	Pin is an LCD common pin
13	Pin is an LCD segment pin
14	Pin-specific Deep-Sleep function #0
15	Pin-specific Deep-Sleep function #1





# **Electrical Specifications**

# **Absolute Maximum Ratings**

### Table 5. Absolute Maximum Ratings<sup>[1]</sup>

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID1	V <sub>DDD_ABS</sub>	Analog, digital, or radio supply relative to $V_{SS}$ ( $V_{SSD}$ = $V_{SSA}$ )	-0.5	_	6	V	Absolute max
SID2	V <sub>CCD_ABS</sub>	Direct digital core voltage input relative to $V_{SSD}$	-0.5	-	1.95	V	Absolute max
SID3	V <sub>GPIO_ABS</sub>	GPIO voltage	-0.5	-	V <sub>DD</sub> +0.5	V	Absolute max
SID4	I <sub>GPIO_ABS</sub>	Maximum current per GPIO	-25	-	25	mA	Absolute max
SID5	I <sub>GPIO_injection</sub>	GPIO injection current, Max for $V_{IH}$ > $V_{DDD}$ , and Min for $V_{IL}$ < $V_{SS}$	-0.5	_	0.5	mA	Absolute max, current injected per pin
BID57	ESD_HBM	Electrostatic discharge human body model	2200	-	-	V	-
BID58	ESD_CDM	Electrostatic discharge charged device model	500	_	-	V	-
BID61	LU	Pin current for latch-up	-200	-	200	mA	-

# **Device-Level Specifications**

All specifications are valid for –40 °C  $\leq$  TA  $\leq$  85 °C and TJ  $\leq$  100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

#### Table 6. DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID6	V <sub>DD</sub>	Power supply input voltage (V <sub>DDA</sub> = V <sub>DDD</sub> = V <sub>DD</sub> )	1.8	-	5.5	V	With regulator enabled
SID7	V <sub>DD</sub>	Power supply input voltage unregulated $(V_{DDA} = V_{DDD} = V_{DD})$	1.71	1.8	1.89	V	Internally unregulated Supply
SID8	V <sub>DDR</sub>	Radio supply voltage (Radio ON)	1.9	-	5.5	V	_
SID8A	V <sub>DDR</sub>	Radio supply voltage (Radio OFF)	1.71	-	5.5	V	_
SID9	V <sub>CCD</sub>	Digital regulator output voltage (for core logic)	_	1.8	-	V	_
SID10	C <sub>VCCD</sub>	Digital regulator output bypass capacitor	1	1.3	1.6	μF	X5R ceramic or better
Active Mode	e, V <sub>DD</sub> = 1.71	V to 5.5 V					-
SID13	I <sub>DD3</sub>	Execute from flash; CPU at 3 MHz	-	2.1	-	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID14	I <sub>DD4</sub>	Execute from flash; CPU at 3 MHz	_	-	-	mA	T = -40 C to 85 °C
SID15	I <sub>DD5</sub>	Execute from flash; CPU at 6 MHz	_	2.5	-	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID16	I <sub>DD6</sub>	Execute from flash; CPU at 6 MHz	-	-	-	mA	T = -40 °C to 85 °C
SID17	I <sub>DD7</sub>	Execute from flash; CPU at 12 MHz	_	4	-	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID18	I <sub>DD8</sub>	Execute from flash; CPU at 12 MHz	_	_	_	mA	T = -40 °C to 85 °C

#### Note

Usage above the absolute maximum conditions listed in Table 5 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.



## Table 6. DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID19	I <sub>DD9</sub>	Execute from flash; CPU at 24 MHz	-	7.1	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID20	I <sub>DD10</sub>	Execute from flash; CPU at 24 MHz	-	-	-	mA	T = -40 °C to 85 °C
SID21	I <sub>DD11</sub>	Execute from flash; CPU at 48 MHz	_	13.4	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID22	I <sub>DD12</sub>	Execute from flash; CPU at 48 MHz	-	-	_	mA	T = -40 °C to 85 °C
Sleep Mode	, V <sub>DD</sub> = 1.8 to	5.5 V					•
SID23	I <sub>DD13</sub>	IMO on	_	_	_	mA	T = 25 °C, VDD = 3.3 V, SYSCLK = 3 MHz
Sleep Mode	, $V_{DD}$ and $V_{D}$	<sub>DR</sub> = 1.9 to 5.5 V				-	
SID24	I <sub>DD14</sub>	ECO on	-	_	_	mA	T = 25 °C, VDD = 3.3 V, SYSCLK = 3 MHz
Deep Sleep	Mode, V <sub>DD</sub> =	1.8 to 3.6 V					
SID25	I <sub>DD15</sub>	WDT with WCO on	-	1.5	-	μA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID26	I <sub>DD16</sub>	WDT with WCO on	-	-	-	μA	T = -40 °C to 85 °C
Deep Sleep	Mode, V <sub>DD</sub> =	3.6 to 5.5 V				•	
SID27	I <sub>DD17</sub>	WDT with WCO on	-	-	-	μA	T = 25 °C, V <sub>DD</sub> = 5 V
SID28	I <sub>DD18</sub>	WDT with WCO on	-	-	_	μA	T = -40 °C to 85 °C
Deep Sleep	Mode, V <sub>DD</sub> =	1.71 to 1.89 V (Regulator Bypassed)	•			•	
SID29	I <sub>DD19</sub>	WDT with WCO on	-	-	_	μA	T = 25 °C
SID30	I <sub>DD20</sub>	WDT with WCO on	-	-	-	μA	T = -40 °C to 85 °C
Deep Sleep	Mode, V <sub>DD</sub> =	1.8 to 3.6 V					
SID31	I <sub>DD21</sub>	Opamp on	_	-	_	μA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID32	I <sub>DD22</sub>	Opamp on	-	-	Ι	μA	T = -40 °C to 85 °C
Deep Sleep	Mode, $V_{DD}$ =	3.6 to 5.5 V					
SID33	I <sub>DD23</sub>	Opamp on	_	_	Ι	μA	T = 25 °C, V <sub>DD</sub> = 5 V
SID34	I <sub>DD24</sub>	Opamp on	-	-	-	μA	T = -40 °C to 85 °C
Deep Sleep	Mode, $V_{DD}$ =	1.71 to 1.89 V (Regulator Bypassed)					
SID35	I <sub>DD25</sub>	Opamp on	-	-	-	μA	T = 25 °C
SID36	I <sub>DD26</sub>	Opamp on	-	-	-	μA	T = -40 °C to 85 °C
Hibernate M	lode, V <sub>DD</sub> = 1	.8 to 3.6 V					
SID37	I <sub>DD27</sub>	GPIO and reset active	-	150	-	nA	T = 25 °C, V <sub>DD</sub> = 3.3V
SID38	I <sub>DD28</sub>	GPIO and reset active	_	-	-	nA	T = -40 °C to 85 °C
Hibernate N	lode, V <sub>DD</sub> = 3	.6 to 5.5 V					
SID39	I <sub>DD29</sub>	GPIO and reset active	-	-	_	nA	T = 25 °C, V <sub>DD</sub> = 5 V
SID40	I <sub>DD30</sub>	GPIO and reset active	-	-	-	nA	T = -40 °C to 85 °C
Hibernate M	lode, V <sub>DD</sub> = 1	.71 to 1.89 V (Regulator Bypassed)		•		•	-



# Table 6. DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions		
SID41	I <sub>DD31</sub>	GPIO and reset active	-	_	_	nA	T = 25 °C		
SID42	I <sub>DD32</sub>	GPIO and reset active	-	-	-	nA	T = -40 °C to 85 °C		
Stop Mode,	V <sub>DD</sub> = 1.8 to 3	3.6 V							
SID43	I <sub>DD33</sub>	Stop mode current (V <sub>DD</sub> )	-	20	-	nA	T = 25 °C, V <sub>DD</sub> = 3.3 V		
SID44	I <sub>DD34</sub>	Stop mode current (V <sub>DDR</sub> )	-	40		nA	T = 25 °C, V <sub>DDR</sub> = 3.3 V		
SID45	I <sub>DD35</sub>	Stop mode current (V <sub>DD</sub> )	-	_	-	nA	T = -40 °C to 85 °C		
SID46	I <sub>DD36</sub>	Stop mode current (V <sub>DDR</sub> )	_	_	_	nA	T = -40 °C to 85 °C, V <sub>DDR</sub> = 1.9 V to 3.6 V		
Stop Mode,	V <sub>DD</sub> = 3.6 to \$	5.5 V							
SID47	I <sub>DD37</sub>	Stop mode current (V <sub>DD</sub> )	_	-	_	nA	T = 25 °C, V <sub>DD</sub> = 5 V		
SID48	I <sub>DD38</sub>	Stop mode current (V <sub>DDR</sub> )	_	-	_	nA	T = 25 °C, V <sub>DDR</sub> = 5 V		
SID49	I <sub>DD39</sub>	Stop mode current (V <sub>DD</sub> )	-	_	-	nA	T = -40 °C to 85 °C		
SID50	I <sub>DD40</sub>	Stop mode current (V <sub>DDR</sub> )	_	_	_	nA	T = -40 °C to 85 °C		
Stop Mode,	Stop Mode, V <sub>DD</sub> = 1.71 to 1.89 V (Regulator Bypassed)								
SID51	I <sub>DD41</sub>	Stop mode current (V <sub>DD</sub> )	-	-	_	nA	T = 25 °C		
SID52	I <sub>DD42</sub>	Stop mode current (V <sub>DD</sub> )	-	_	_	nA	T = -40 °C to 85 °C		

# Table 7. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID53	F <sub>CPU</sub>	CPU frequency	DC	-	48	MHz	$1.71~V \leq V_{DD} \leq 5.5~V$
SID54	T <sub>SLEEP</sub>	Wakeup from Sleep mode	_	0	_	μs	Guaranteed by characterization
SID55	T <sub>DEEPSLEEP</sub>	Wakeup from Deep Sleep mode	_	_	25	μs	24-MHz IMO. Guaranteed by characterization.
SID56	T <sub>HIBERNATE</sub>	Wakeup from Hibernate mode	_	_	0.7	ms	Guaranteed by characterization
SID57	T <sub>STOP</sub>	Wakeup from Stop mode	_	_	2.2	ms	Guaranteed by characterization



# Table 9. GPIO AC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID83	F <sub>GPIOUT2</sub>	GPIO Fout; 1.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.3 V. Fast-Strong mode	-	-	16.7		90/10%, 25-pF load, 60/40 duty cycle
SID84	F <sub>GPIOUT3</sub>	GPIO Fout; 3.3 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V. Slow-Strong mode	-	-	7	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID85	F <sub>GPIOUT4</sub>	GPIO Fout; 1.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.3 V. Slow-Strong mode	_	-	3.5		90/10%, 25-pF load, 60/40 duty cycle
SID86	F <sub>GPIOIN</sub>	GPIO input operating frequency; 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	_	_	48	MHz	90/10% V <sub>IO</sub>

# Table 10. OVT GPIO DC Specifications (P5\_0 and P5\_1 Only)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID71A		Input leakage current (absolute value), $V_{IH} > V_{DD}$	-	-	10	μA	25 °C, V <sub>DD</sub> = 0 V, V <sub>IH</sub> = 3.0 V
SID66A	V <sub>OL</sub>	Output voltage LOW level	-	-	0.4	V	I <sub>OL</sub> = 20-mA, V <sub>DD</sub> > 2.9-V

# Table 11. OVT GPIO AC Specifications (P5\_0 and P5\_1 Only)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID78A	T <sub>RISE_OVFS</sub>	Output rise time in Fast-Strong mode	1.5	_	12	ns	25-pF load, 10%–90%, V <sub>DD</sub> =3.3-V
SID79A	T <sub>FALL_OVFS</sub>	Output fall time in Fast-Strong mode	1.5	_	12	ns	25-pF load, 10%–90%, V <sub>DD</sub> =3.3-V
SID80A	T <sub>RISSS</sub>	Output rise time in Slow-Strong mode	10	_	60	ns	25-pF load, 10%–90%, V <sub>DD</sub> =3.3-V
SID81A	T <sub>FALLSS</sub>	Output fall time in Slow-Strong mode	10	_	60	ns	25-pF load, 10%–90%, V <sub>DD</sub> =3.3-V
SID82A	F <sub>GPIOUT1</sub>	GPIO $F_{OUT}$ ; 3.3 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V Fast-Strong mode	-	_	24		90/10%, 25-pF load, 60/40 duty cycle
SID83A	F <sub>GPIOUT2</sub>	GPIO $F_{OUT}$ ; 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 3.3 V Fast-Strong mode	-	_	16	MHz	90/10%, 25-pF load, 60/40 duty cycle

### XRES

### Table 12. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID87	V <sub>IH</sub>	Input voltage HIGH threshold	$0.7 \times V_{DDD}$	-	-	V	CMOS input
SID88	V <sub>IL</sub>	Input voltage LOW threshold	-	-	$0.3 \times V_{DDD}$	V	CMOS input
SID89	Rpullup	Pull-up resistor	3.5	5.6	8.5	kΩ	-
SID90	C <sub>IN</sub>	Input capacitance	-	3	-	pF	-
SID91	V <sub>HYSXRES</sub>	Input voltage hysteresis	-	100	_	mV	-
SID92	IDIODE	Current through protection diode to $V_{DDD}/V_{SS}$	-	_	100	μA	-



Table 14. O	pamp Specifica	tions (continued)
-------------	----------------	-------------------

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions			
SID122	V <sub>N3</sub>	Input referred, 10-kHz, power = high	_	28	-	nV/rtHz	_			
SID123	V <sub>N4</sub>	Input referred, 100-kHz, power = high	_	15	_	nV/rtHz	-			
SID124	C <sub>LOAD</sub>	Stable up to maximum load. Perfor- mance specs at 50 pF	-	-	125	pF	_			
SID125	Slew_rate	Cload = 50 pF, Power = High, $V_{DDA} \ge 2.7 V$	6	-	-	V/µsec	_			
SID126	T_op_wake	From disable to enable, no external RC dominating	-	300	-	µsec	_			
Comp_mo	Comp_mode (Comparator Mode; 50-mV Drive, T <sub>RISE</sub> = T <sub>FALL</sub> (Approx.)									
SID127	T <sub>PD1</sub>	Response time; power = high	_	150	_	nsec	-			
SID128	T <sub>PD2</sub>	Response time; power = medium	_	400	-	nsec	-			
SID129	T <sub>PD3</sub>	Response time; power = low	_	2000	-	nsec	-			
SID130	Vhyst_op	Hysteresis	_	10	-	mV	-			
Deep Slee	o (Deep Sleep m	ode operation is only guaranteed for V	<sub>DDA</sub> > 2.5	V)						
SID131	GBW_DS	Gain bandwidth product	_	50	-	kHz	-			
SID132	IDD_DS	Current	_	15	-	μA	-			
SID133	Vos_DS	Offset voltage	_	5	-	mV	_			
SID134	Vos_dr_DS	Offset voltage drift	_	20	-	µV/°C	_			
SID135	Vout_DS	Output voltage	0.2	-	V <sub>DD</sub> -0.2	V	_			
SID136	Vcm_DS	Common mode voltage	0.2	-	V <sub>DD</sub> -1.8	V	_			

# Table 15. Comparator DC Specifications<sup>[3]</sup>

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID140	V <sub>OFFSET1</sub>	Input offset voltage, Factory trim	_	-	±10	mV	-
SID141	V <sub>OFFSET2</sub>	Input offset voltage, Custom trim	-	-	±6	mV	-
SID141A	V <sub>OFFSET3</sub>	Input offset voltage, ultra-low-power mode	-	±12	-	mV	V <sub>DDD</sub> ≥ 2.6 V for Temp < 0°C, V <sub>DDD</sub> ≥ 1.8 V for Temp > 0 °C
SID142	V <sub>HYST</sub>	Hysteresis when enabled. Common Mode voltage range from 0 to VDD –1	-	10	35	mV	-
SID143	V <sub>ICM1</sub>	Input common mode voltage in normal mode	0	-	V <sub>DDD</sub> -0.1	V	Modes 1 and 2
SID144	V <sub>ICM2</sub>	Input common mode voltage in low power mode	0	-	V <sub>DDD</sub>	V	-
SID145	V <sub>ICM3</sub>	Input common mode voltage in ultra low power mode	0	-	V <sub>DDD</sub> -1.15	V	V <sub>DDD</sub> ≥ 2.6 V for Temp < 0°C, V <sub>DDD</sub> ≥ 1.8 V for Temp > 0 °C
SID146	CMRR	Common mode rejection ratio	50	-	-	dB	V <sub>DDD</sub> ≥ 2.7 V
SID147	CMRR	Common mode rejection ratio	42	-	-	dB	V <sub>DDD</sub> ≤ 2.7 V
SID148	I <sub>CMP1</sub>	Block current, normal mode	_	-	400	μA	-
SID149	I <sub>CMP2</sub>	Block current, low power mode	_	-	100	μA	-



# Table 15. Comparator DC Specifications<sup>[3]</sup> (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID150	I <sub>CMP3</sub>	Block current in ultra low-power mode	_	6	-	μA	V <sub>DDD</sub> ≥ 2.6 V for Temp < 0°C, V <sub>DDD</sub> ≥ 1.8 V for Temp > 0 °C
SID151	Z <sub>CMP</sub>	DC input impedance of comparator	35	-	—	MΩ	-

## Table 16. Comparator AC Specifications<sup>[4]</sup>

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID152	T <sub>RESP1</sub>	Response time, normal mode, 50-mV overdrive	-	38	-	ns	50-mV overdrive
SID153	T <sub>RESP2</sub>	Response time, low power mode, 50-mV overdrive	_	70	_	ns	50-mV overdrive
SID154	T <sub>RESP3</sub>	Response time, ultra-low-power mode, 50-mV overdrive	_	2.3	_	μs	200-mV overdrive. $V_{DDD} \ge 2.6 V$ for Temp < 0°C, $V_{DDD} \ge 1.8 V$ for Temp > 0 °C

#### Temperature Sensor

# Table 17. Temperature Sensor Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID155	T <sub>SENSACC</sub>	Temperature sensor accuracy	-5	±1	5	°C	–40 to +85 °C

# SAR ADC

#### Table 18. SAR ADC DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID156	A_RES	Resolution	-	—	12	bits	-
SID157	A_CHNIS_S	Number of channels - single-ended	-	-	8	-	8 full-speed
SID158	A-CHNKS_D	Number of channels - differential	-	-	4	-	Diff inputs use neighboring I/O
SID159	A-MONO	Monotonicity	-	—	-	-	Yes
SID160	A_GAINERR	Gain error	-	-	±0.1	%	With external reference.
SID161	A_OFFSET	Input offset voltage	-	-	2	mV	Measured with 1-V V <sub>REF</sub>
SID162	A_ISAR	Current consumption	-	—	1	mA	-
SID163	A_VINS	Input voltage range - single-ended	V <sub>SS</sub>	-	V <sub>DDA</sub>	V	-
SID164	A_VIND	Input voltage range - differential	V <sub>SS</sub>	—	V <sub>DDA</sub>	V	-
SID165	A_INRES	Input resistance	-	—	2.2	kΩ	-
SID166	A_INCAP	Input capacitance	-	-	10	pF	-
SID312	VREFSAR	Trimmed internal reference to SAR	-1	_	1	%	Percentage of Vbg (1.024-V)

Note

ULP LCOMP operating conditions:
 - V<sub>DDD</sub> 2.6 V-5.5 V for datasheet temp range < 0 °C</li>
 - V<sub>DDD</sub> 1.8 V-5.5 V for datasheet temp range ≥ 0 °C



# Table 19. SAR ADC AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID167	A_psrr	Power supply rejection ratio	70	-	-	dB	Measured at 1-V reference
SID168	A_cmrr	Common mode rejection ratio	66	-	-	dB	-
SID169	A_samp	Sample rate	_	-	1	Msps	806 Ksps for PSoC 41X8_BLE devices
SID313	Fsarintref	SAR operating speed without external ref. bypass	-	-	100	Ksps	12-bit resolution
SID170	A_snr	Signal-to-noise ratio (SNR)	65	—	-	dB	Fin = 10 kHz
SID171	A_bw	Input bandwidth without aliasing	-	-	A_samp/2	kHz	-
SID172	A_inl	Integral non linearity. V <sub>DD</sub> = 1.71 to 5.5 V, 1 Msps	-1.7	-	2	LSB	Vref = 1 V to V <sub>DD</sub>
SID173	A_INL	Integral non linearity. V <sub>DDD</sub> = 1.71 to 3.6 V, 1 Msps	-1.5	-	1.7	LSB	Vref = 1.71 V to V <sub>DD</sub>
SID174	A_INL	Integral non linearity. V <sub>DD</sub> = 1.71 to 5.5 V, 500 Ksps	-1.5	-	1.7	LSB	Vref = 1 V to V <sub>DD</sub>
SID175	A_dnl	Differential non linearity. V <sub>DD</sub> = 1.71 to 5.5 V, 1 Msps	-1	-	2.2	LSB	Vref = 1 V to V <sub>DD</sub>
SID176	A_DNL	Differential non linearity. V <sub>DD</sub> = 1.71 to 3.6 V, 1 Msps	-1	-	2	LSB	Vref = 1.71 V to V <sub>DD</sub>
SID177	A_DNL	Differential non linearity. V <sub>DD</sub> = 1.71 to 5.5 V, 500 Ksps	-1	-	2.2	LSB	Vref = 1 V to V <sub>DD</sub>
SID178	A_thd	Total harmonic distortion	_	-	-65	dB	Fin = 10 kHz

PRELIMINARY

CSD

### Table 20. CSD Block Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID179	V <sub>CSD</sub>	Voltage range of operation	1.71	-	5.5	V	_
SID180	IDAC1	DNL for 8-bit resolution	-1	_	1	LSB	_
SID181	IDAC1	INL for 8-bit resolution	-3	_	3	LSB	_
SID182	IDAC2	DNL for 7-bit resolution	-1	_	1	LSB	-
SID183	IDAC2	INL for 7-bit resolution	-3	-	3	LSB	_
SID184	SNR	Ratio of counts of finger to noise	5	_	_	Ratio	Capacitance range of 9 to 35 pF, 0.1 pF sensitivity. Radio is not operating during the scan
SID185	IDAC1_CRT1	Output current of IDAC1 (8 bits) in High range	_	612	_	μA	_
SID186	I <sub>DAC1_CRT2</sub>	Output current of IDAC1 (8 bits) in Low range	_	306	_	μA	-
SID187	IDAC2_CRT1	Output current of IDAC2 (7 bits) in High range	_	305	_	μA	_
SID188	I <sub>DAC2_CRT2</sub>	Output current of IDAC2 (7 bits) in Low range	-	153	_	μA	_



#### Table 38. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID250	T <sub>ROWWRITE</sub> <sup>[5]</sup>	Row (block) write time (erase and program)	_	_	20	ms	Row (block) = 256 bytes
SID251	T <sub>ROWERASE</sub> <sup>[5]</sup>	Row erase time	-	_	13	ms	-
SID252	T <sub>ROWPROGRAM</sub> <sup>[5]</sup>	Row program time after erase	-	_	7	ms	-
SID253	T <sub>BULKERASE</sub> <sup>[5]</sup>	Bulk erase time (256 KB)	-	-	35	ms	-
SID254	T <sub>DEVPROG</sub> <sup>[5]</sup>	Total device program time	-	-	50	seconds	For 256 KB
SID255	F <sub>END</sub>	Flash endurance	100 K	_	-	cycles	-
SID256	F <sub>RET</sub>	Flash retention. $T_A \le 55 \text{ °C}$ , 100 K P/E cycles	20	_	-	years	_
SID257	F <sub>RET2</sub>	Flash retention. $T_A \le 85 \text{ °C}$ , 10 K P/E cycles	10	_	_	years	_

PRELIMINARY

#### System Resources

#### Power-on-Reset (POR)

#### Table 39. POR DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID258	V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	_	1.45	V	-
SID259	V <sub>FALLIPOR</sub>	Falling trip voltage	0.75	-	1.40	V	_
SID260	VIPORHYST	Hysteresis	15	-	200	mV	_

#### Table 40. POR AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID264		PPOR response time in Active and Sleep modes	-	-	1	μs	-

#### Table 41. Brown-Out Detect

Spec ID#	Parameter	Description	Min	Тур	Typ Max		Details/ Conditions
SID261	V <sub>FALLPPOR</sub>	BOD trip voltage in Active and Sleep modes	1.64	1.64 –		V	_
SID262	V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep mode	1.4	-	-	V	_

# Table 42. Hibernate Reset

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID263	V <sub>HBRTRIP</sub>	BOD trip voltage in Hibernate mode	1.1	-	Ι	V	_

Note

<sup>5.</sup> It can take as much as 20 milliseconds to write to flash. During this time, the device should not be reset, or flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



## Table 52. BLE Subsystem (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID356	RXSE2	Receiver spurious emission 1.0 GHz to 12.75 GHz	_	_	-47	dBm	1-MHz measurement bandwidth ETSI EN300 328 V1.8.1
RF Transn	nitter Specification	ns					
SID357	TXP, ACC	RF power accuracy	-	±4	-	dB	-
SID358	TXP, RANGE	RF power control range	-	20	-	dB	-
SID359	TXP, 0dBm	Output power, 0-dB Gain setting (PA7)	-	0	-	dBm	-
SID360	TXP, MAX	Output power, maximum power setting (PA10)	-	3	-	dBm	-
SID361	TXP, MIN	Output power, minimum power setting (PA1)	_	-18	-	dBm	-
SID362	F2AVG	Average frequency deviation for 10101010 pattern	185	-	-	kHz	RF-PHY Specification (TRM-LE/CA/05/C)
SID363	F1AVG	Average frequency deviation for 11110000 pattern	225	250	275	kHz	RF-PHY Specification (TRM-LE/CA/05/C)
SID364	EO	Eye opening = $\Delta$ F2AVG/ $\Delta$ F1AVG	0.8	-	-		RF-PHY Specification (TRM-LE/CA/05/C)
SID365	FTX, ACC	Frequency accuracy	-150	_	150	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
SID366	FTX, MAXDR	Maximum frequency drift	-50	_	50	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
SID367	FTX, INITDR	Initial frequency drift	-20	_	20	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
SID368	FTX, DR	Maximum drift rate	-20	_	20	kHz/ 50 μs	RF-PHY Specification (TRM-LE/CA/06/C)
SID369	IBSE1	In-band spurious emission at 2-MHz offset	_	_	-20	dBm	RF-PHY Specification (TRM-LE/CA/03/C)
SID370	IBSE2	In-band spurious emission at ≥3-MHz offset	_	_	-30	dBm	RF-PHY Specification (TRM-LE/CA/03/C)
SID371	TXSE1	Transmitter spurious emissions (average), <1.0 GHz	-	_	-55.5	dBm	FCC-15.247
SID372	TXSE2	Transmitter spurious emissions (average), >1.0 GHz	-	-	-41.5	dBm	FCC-15.247
RF Curren	t Specifications						
SID373	IRX	Receive current in normal mode	-	18.7	-	mA	-
SID373A	IRX_RF	Radio receive current in normal mode	-	16.4	-	mA	Measured at V <sub>DDR</sub>
SID374	IRX, HIGHGAIN	Receive current in high-gain mode	-	21.5	-	mA	_
SID375	ITX, 3dBm	TX current at 3-dBm setting (PA10)	-	20	-	mA	-
SID376	ITX, 0dBm	TX current at 0-dBm setting (PA7)	-	16.5	-	mA	-
SID376A	ITX_RF, 0dBm	Radio TX current at 0 dBm setting (PA7)	-	15.6	-	mA	Measured at V <sub>DDR</sub>
SID376B	ITX_RF, 0dBm	Radio TX current at 0 dBm excluding Balun loss	-	14.2	-	mA	Guaranteed by design simulation
SID377	ITX,-3dBm	TX current at –3-dBm setting (PA4)	-	15.5	-	mA	-



# Table 52. BLE Subsystem (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID378	ITX,-6dBm	TX current at –6-dBm setting (PA3)	-	14.5	-	mA	-
SID379	ITX,-12dBm	TX current at –12-dBm setting (PA2)	-	13.2	-	mA	-
SID380	ITX,-18dBm	TX current at –18-dBm setting (PA1)	-	12.5	-	mA	-
SID380A	lavg_1sec, 0dBm	Average current at 1-second BLE connection interval	-	17.1	-	μΑ	TXP: 0 dBm; ±20-ppm master and slave clock accuracy.
SID380B	lavg_4sec, 0dBm	Average current at 4-second BLE connection interval	-	6.1	-	μΑ	TXP: 0 dBm; ±20-ppm master and slave clock accuracy.
General R	F Specifications						
SID381	FREQ	RF operating frequency	2400	-	2482	MHz	-
SID382	CHBW	Channel spacing	-	2	-	MHz	-
SID383	DR	On-air data rate	-	1000	-	kbps	-
SID384	IDLE2TX	BLE.IDLE to BLE. TX transition time	-	120	140	μs	-
SID385	IDLE2RX	BLE.IDLE to BLE. RX transition time	-	75	120	μs	-
RSSI Spec	ifications		•				
SID386	RSSI, ACC	RSSI accuracy	-	±5	-	dB	_
SID387	RSSI, RES	RSSI resolution	-	1	-	dB	-
SID388	RSSI, PER	RSSI sample period	_	6	-	μs	_

PRELIMINARY

# Table 53. ECO Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID389	F <sub>ECO</sub>	Crystal frequency	-	24	_	MHz	-
SID390	F <sub>TOL</sub>	Frequency tolerance	-50	_	50	ppm	-
SID391	ESR	Equivalent series resistance	-	-	60	Ω	_
SID392	PD	Drive level	-	-	100	μW	_
SID393	T <sub>START1</sub>	Startup time (Fast Charge on)	-	-	850	μs	_
SID394	T <sub>START2</sub>	Startup time (Fast Charge off)	-	-	3	ms	_
SID395	CL	Load capacitance	-	8	_	pF	-
SID396	C0	Shunt capacitance	-	1.1	—	pF	-
SID397	I <sub>ECO</sub>	Operating current	-	1400	-	μA	-



# **Ordering Code Definitions**

Example	<u>CY8C 4 A B C D E F - BLXYZ</u>
CY8 C	Cypress Prefix
4: PSoC 4	Architecture
2 : 4200 Family	Family within Architecture
4 : 48 MHz	Speed Grade
8 : 256 KB	Flash Capacity
LQ : QFN	Package Code
I: Industrial	Temperature Range
BLXYZ: Attributes	Attributes Code

PRELIMINARY

The Field Values are listed in the following table:

Field	Description	Values	Meaning
CY8C	Cypress Prefix		
4	Architecture	4	PSoC 4
А	Family within architecture	1	4100-BLE Family
A	Family within architecture	2	4200-BLE Family
В	CPU Speed	2	24 MHz
В	CFO Speed	4	48 MHz
С	Flash Capacity	8, 7	256, 128 KB
		FN	WLCSP
DE	Package Code	LQ	QFN
		FL	Thin CSP
F	Temperature Range	I	Industrial
BLXYZ	Attributes Code	BL500-BL599	BL5 indicates Bluetooth LE 4.2 support



# Packaging

## Table 56. Package Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Units
T <sub>A</sub>	Operating ambient temperature	-	-40	25.00	105	°C
TJ	Operating junction temperature	-	-40	-	125	°C
T <sub>JA</sub>	Package $\theta_{JA}$ (56-pin QFN)	-	-	16.9	-	°C/watt
T <sub>JC</sub>	Package $\theta_{JC}$ (56-pin QFN)	-	-	9.7	-	°C/watt
T <sub>JA</sub>	Package $\theta_{JA}$ (76-ball WLCSP)	-	-	20.1	-	°C/watt
T <sub>JC</sub>	Package $\theta_{JC}$ (76-ball WLCSP)	-	-	0.19	-	°C/watt
T <sub>JA</sub>	Package $\theta_{JA}$ (76-ball Thin WLCSP)	-	-	20.9	-	°C/watt
T <sub>JC</sub>	Package $\theta_{JC}$ (76-ball Thin WLCSP)	_	_	0.17	-	°C/watt

PRELIMINARY

## Table 57. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
56-pin QFN	260 °C	30 seconds
76-ball WLCSP and Thin WLCSP	260 °C	30 seconds

#### Table 58. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2


Package	MSL
56-pin QFN	MSL 3
76-ball WLCSP and Thin WLCSP	MSL 1

#### Table 59. Package Details

Spec ID	Package	Description
001-58740 Rev. *C	56-pin QFN	7.0 mm × 7.0 mm × 0.6 mm
001-96603 Rev. *A	76-ball WLCSP	4.04 mm × 3.87 mm × 0.55 mm
002-10658, Rev. **	76-ball thin WLCSP	4.04 mm × 3.87 mm × 0.4 mm



Figure 8. 56-Pin QFN 7 × 7 × 0.6 mm



The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance.




# **WLCSP** Compatibility

The PSoC 4XXX\_BLE family has products with 128 KB (16KB SRAM) and 256 KB (32KB SRAM) Flash. Package pin-outs and sizes are identical for the 56-pin QFN package but are different in one dimension for the 68-ball WLCSP.

PRELIMINARY

The 256KB Flash product has an extra column of balls which are required for mechanical integrity purposes in the Chip-Scale package. With consideration for this difference, the land pattern on the PCB may be designed such that either product may be used with no change to the PCB design.

Figure 9 shows the 128KB and 256 KB Flash CSP packages.



The rightmost column of (all NC, No Connect) balls in the 256K BLE WLCSP is for mechanical integrity purposes. The package is thus wider (3.2 mm versus 2.8 mm). All other dimensions are identical. Cypress will provide layout symbols for PCB layout.

The scheme in Figure 9 is implemented to design the PCB for the 256K BLE package with the appropriate space requirements thus allowing use of either package at a later time without redesigning the Printed Circuit Board.



# Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

# PSoC<sup>®</sup> Solutions

cypress.com/psoc PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2015-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software is not lacrothy for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable license (under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system sonal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-09848 Rev. \*B