NXP USA Inc. - P89V52X2FBD,157 Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	40MHz
Connectivity	UART/USART
Peripherals	POR
Number of I/O	32
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	192 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p89v52x2fbd-157

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

80C51 with 256 B RAM, 192 B data EEPROM

3. Ordering information

Table 1. Ordering information							
Type number	Package	Package					
	Name	Description					
P89V52X2FN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1				
P89V52X2FBD	LQFP44	plastic low profile quad flat package; 44 leads; body $10 \times 10 \times 1.4 \text{ mm}$	SOT389-1				
P89V52X2FA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2				

4. Block diagram



80C51 with 256 B RAM, 192 B data EEPROM

5.2 Pin description

Table 2. Pin	description	า			
Symbol	Pin			Туре	Description
	DIP40	LQFP44	PLCC44		
P0[0] to P0[7]				I/O	Port 0: Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have '1's written to them float, and in this state can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external code and data memory. In this application, it uses strong internal pull-ups when transitioning to '1's. External pull-ups are required as a general purpose I/O port.
P0[0]/AD0	39	37	43	I/O	P0[0] — Port 0 bit 0.
				I/O	AD0 — Address/data bit 0.
P0[1]/AD1	38	36	42	I/O	P0[1] — Port 0 bit 1.
				I/O	AD1 — Address/data bit 1.
P0[2]/AD2	37	35	41	I/O	P0[2] — Port 0 bit 2.
				I/O	AD2 — Address/data bit 2.
P0[3]/AD3	36	34	40	I/O	P0[3] — Port 0 bit 3.
				I/O	AD3 — Address/data bit 3.
P0[4]/AD4	35	33	39	I/O	P0[4] — Port 0 bit 4.
				I/O	AD4 — Address/data bit 4.
P0[5]/AD5	34	32	38	I/O	P0[5] — Port 0 bit 5.
				I/O	AD5 — Address/data bit 5.
P0[6]/AD6	33	31	37	I/O	P0[6] — Port 0 bit 6.
				I/O	AD6 — Address/data bit 6.
P0[7]/AD7	32	30	36	I/O	P0[7] — Port 0 bit 7.
				I/O	AD7 — Address/data bit 7.
P1[0] to P1[7]				I/O with internal pull-up	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 1 pins are pulled HIGH by the internal pull-ups when '1's are written to them and can be used as inputs in this state. As inputs, Port 1 pins that are externally pulled LOW will source current ($I_{\rm IL}$) because of the internal pull-ups. P1[5], P1[6], P1[7] have high current drive of 16 mA.
P1[0]/T2	1	40	2	I/O	P1[0] — Port 1 bit 0.
				Ι	T2 — External count input to Timer/Counter 2 or Clock-out from Timer/Counter 2
P1[1]/T2EX	2	41	3	I/O	P1[1] — Port 1 bit 1.
				Ι	T2EX : Timer/Counter 2 capture/reload trigger and direction control
P1[2]	3	42	4	I/O	P1[2] — Port 1 bit 2.
P1[3]	4	43	5	I/O	P1[3] — Port 1 bit 3.
P1[4]	5	44	6	I/O	P1[4] — Port 1 bit 4.
P1[5]	6	1	7	I/O	P1[5] — Port 1 bit 5.
P1[6]	7	2	8	I/O	P1[6] — Port 1 bit 6.

Table 3.Special function registers^[1]* indicates SFRs that are bit addressable.

Name	Description	SFR	Bit functions and addresses								
		addr.	MSB							LSB	
	'	Bit address	E7	E6	E5	E4	E3	E2	E1	E0	
ACC*	Accumulator	E0H	-	-	-	-	-	-	-	-	
AUXR	Auxiliary function register	8EH	-	-	-	-	-	-	-	AO	
AUXR1	Auxiliary function register 1	A2H	-	-	-		GF2	0	-	DPS	
		Bit address	F7	F6	F5	F4	F3	F2	F1	F0	
3*	B register	F0H	-	-	-	-	-	-	-	-	
CKCON	B register	8FH	-	-	-	-	-	-	-	X2	
OPTR	Data Pointer (2 B)										
DPH	Data Pointer HIGH	83H	-	-	-	-	-	-	-	-	
DPL	Data Pointer LOW	82H	-	-	-	-	-	-	-	-	
MCON	Flash control register (R)	F4H	BUSY	WE	-	DAP	-	-	SV	ERR	
	Flash control register (W)		FMCMD.7	FMCMD.6	FMCMD.5	FMCMD.4	FMCMD.3	FMCMD.2	FMCMD.1	FMCMD.	
MDATA	Flash data register	F5H	-	-	-	-	-	-	-	-	
MADRH	Flash memory address HIGH	F6H	-	-	-	-	-	-	-	-	
MADRL	Flash memory address LOW	F7H	-	-	-	-	-	-	-	-	
		Bit address	AF	AE	AD	AC	AB	AA	A9	A8	
Ε*	Interrupt Enable 0	A8H	EA	-	ET2	ES	ET1	EX1	ET0	EX0	
		Bit address	BF	BE	BD	BC	BB	BA	B9	B 8	
P*	Interrupt Priority 0	B8H	-	-	PT2	PS	PT1	PX1	PT0	PX0	
PH	Interrupt Priority 0 HIGH	B7H	-	-	PT2H	PS0H	PT1H	PX1H	PT0H	PX0H	
		Bit address	87	86	85	84	83	82	81	80	
> 0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	
		Bit address	97	96	95	94	93	92	91	90	
P1*	Port 1	90H	-	-	-	-	-	-	T2EX	T2	
		Bit address	A7	A6	A5	A4	A3	A2	A1	A0	
2*	Port 2	A0H	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	
		Bit address	B7	B6	B5	B 4	B 3	B 2	B 1	B0	
>3*	Port 3	B0H	RD	WR	T1	Т0	INT1	INTO	TXD	RXD	
PCON	Power Control Register	87H	SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL	

Product data sheet

Table 3. Special function registers^[1] ...continued

* indicates SFRs that are bit addressable.

Name	Description	SFR	Bit functions and addresses									
		addr.	MSB							LSB		
		Bit address	D7	D6	D5	D4	D3	D2	D1	D0		
PSW*	Program Status Word	D0H	CY	AC	F0	RS1	RS0	OV	-	Р		
RCAP2H	Timer2 Capture HIGH	CBH	-	-	-	-	-	-	-	-		
RCAP2L	Timer2 Capture LOW	CAH	-	-	-	-	-	-	-	-		
		Bit address	9F	9E	9D	9C	9B	9A	99	98		
SCON*	Serial Port Control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI		
SBUF	Serial Port Data Buffer Registe	r 99H	-	-	-	-	-	-	-	-		
SADDR	Serial Port Address Register	A9H	-	-	-	-	-	-	-	-		
SADEN	Serial Port Address Enable	B9H	-	-	-	-	-	-	-	-		
SP	Stack Pointer	81H	-	-	-	-	-	-	-	-		
		Bit address	8F	8E	8D	8C	8B	8A	89	88		
TCON*	Timer Control Register	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0		
	I	Bit address	CF	CE	CD	CC	СВ	CA	C9	C8		
T2CON*	Timer2 Control Register	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL		
T2MOD	Timer2 mode Control	C9H	-	-	-	-	-	-	T2OE	DCEN		
TH0	Timer 0 HIGH	8CH	-	-	-	-	-	-	-	-		
TH1	Timer 1 HIGH	8DH	-	-	-	-	-	-	-	-		
TH2	Timer 2 HIGH	CDH	-	-	-	-	-	-	-	-		
TL0	Timer 0 LOW	8AH	-	-	-	-	-	-	-	-		
TL1	Timer 1 LOW	8BH	-	-	-	-	-	-	-	-		
TL2	Timer 2 LOW	CCH	-	-	-	-	-	-	-	-		
TMOD	Timer 0 and 1 mode	89H	T1GATE	T1C/T	T1M1	T1M0	TOGATE	T0C/T	T0M1	TOMO		

NXP Semiconductors

P89V52X2

[1] Unimplemented bits in SFRs (labeled '-') are 'X's (unknown) at all times. Unless otherwise specified, '1's should not be written to these bits since they may be used for other purposes in future derivatives. The reset values shown for these bits are '0's although they are unknown when read.

4 May 2009

Product data sheet

Ba

Rev. 03 ---

6.2 Memory organization

The various P89V52X2 memory spaces are as follows:

DATA

128 B of internal data memory space (00H:7FH) accessed via direct or indirect addressing, using instructions other than MOVX and MOVC. All or part of the Stack may be in this area.

IDATA

Indirect Data. 256 B of internal data memory space (00H:FFH) accessed via indirect addressing using instructions other than MOVX and MOVC. All or part of the Stack may be in this area. This area includes the DATA area and the 128 B immediately above it.

• SFR

Special Function Registers. Selected CPU registers and peripheral control and status registers, accessible only via direct addressing.

CODE

64 kB of Code memory space, accessed as part of program execution and via the MOVC instruction. The P89V52X2 has 8 kB of on-chip Code memory.

6.3 System clock and clock options

6.3.1 Clock input options and recommended capacitor values for the oscillator

Shown in <u>Figure 5</u> and <u>Figure 6</u> are the input and output of an internal inverting amplifier (XTAL1, XTAL2), which can be configured for use as an on-chip oscillator.

When driving the device from an external clock source, XTAL2 should be left disconnected and XTAL1 should be driven. Power consumption can be further reduced by programming the EXTCLK bit (UCFG.0).

At start-up, the external oscillator may encounter a higher capacitive load at XTAL1 due to interaction between the amplifier and its feedback capacitance. However, the capacitance will not exceed 15 pF once the external signal meets the V_{IL} and V_{IH} specifications.

Resonator manufacturer, supply voltage, and other factors may cause circuit performance to differ from one application to another. C_1 and C_2 should be adjusted appropriately for each design. Table 4 shows the typical values for C_1 and C_2 vs. resonator type for various frequencies.

Resonator	$C_1 = C_2$				
Quartz	20 pF to 30 pF				
Ceramic	40 pF to 50 pF				

Table 4. Recommended values for C₁ and C₂ by crystal type

80C51 with 256 B RAM, 192 B data EEPROM

Table 14.	TCON - Time	TCON - Timer/Counter control register (address 88H) bit descriptioncontinued					
Bit	Symbol	Description					
3	IE1	Interrupt 1 Edge flag. Set by hardware when external interrupt 1 edge/LOW-level is detected. Cleared by hardware when the interrupt is processed, or by software.					
2	IT1	Interrupt 1 Type control bit. Set/cleared by software to specify falling edge/LOW-level that triggers external interrupt 1.					
1	IE0	Interrupt 0 Edge flag. Set by hardware when external interrupt 0 edge/LOW-level is detected. Cleared by hardware when the interrupt is processed, or by software.					
0	IT0	Interrupt 0 Type control bit. Set/cleared by software to specify falling edge/LOW-level that triggers external interrupt 0.					

6.8.1 Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a fixed divide-by-32 prescaler. Figure 10 shows Mode 0 operation.



In this mode, the Timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the Timer interrupt flag TFn. The count input is enabled to the Timer when TRn = 1 and either GATE = 0 or \overline{INTn} = 1. (Setting GATE = 1 allows the Timer to be controlled by external input \overline{INTn} , to facilitate pulse width measurements). TRn is a control bit in the Special Function Register TCON (Figure 8). The GATE bit is in the TMOD register.

The 13-bit register consists of all 8 bits of THn and the lower 5 bits of TLn. The upper 3 bits of TLn are indeterminate and should be ignored. Setting the run flag (TRn) does not clear the registers.

Mode 0 operation is the same for Timer 0 and Timer 1 (see Figure 10). There are two different GATE bits, one for Timer 1 (TMOD.7) and one for Timer 0 (TMOD.3).

6.8.2 Mode 1

Mode 1 is the same as Mode 0, except that all 16 bits of the timer register (THn and TLn) are used. See Figure 11.

80C51 with 256 B RAM, 192 B data EEPROM



6.8.3 Mode 2

Mode 2 configures the Timer register as an 8-bit Counter (TLn) with automatic reload, as shown in <u>Figure 12</u>. Overflow from TLn not only sets TFn, but also reloads TLn with the contents of THn, which must be preset by software. The reload leaves THn unchanged. Mode 2 operation is the same for Timer 0 and Timer 1.



6.8.4 Mode 3

When timer 1 is in Mode 3 it is stopped (holds its count). The effect is the same as setting TR1 = 0.

Timer 0 in Mode 3 establishes TL0 and TH0 as two separate 8-bit counters. The logic for Mode 3 and Timer 0 is shown in Figure 13. TL0 uses the Timer 0 control bits: $T0C/\overline{T}$, T0GATE, TR0, INT0, and TF0. TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the 'Timer 1' interrupt.

Mode 3 is provided for applications that require an extra 8-bit timer. With Timer 0 in Mode 3, the P89V52X2 can look like it has an additional Timer.

Note: When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it into and out of its own Mode 3. It can still be used by the serial port as a baud rate generator, or in any application not requiring an interrupt.

80C51 with 256 B RAM, 192 B data EEPROM



6.9 Timer 2

Timer 2 is a 16-bit Timer/Counter which can operate as either an event timer or an event counter, as selected by C/T2 in the special function register T2CON. Timer 2 has four operating modes: Capture, Auto-reload (up or down counting), Clock-out, and Baud Rate Generator which are selected according to Table 15 using T2CON (Table 16 and Table 17) and T2MOD (Table 18 and Table 19).

Table 15.Timer 2 operating mode

RCLK+TCLK	CP/RL2	TR2	T2OE	Mode
0	0	1	0	16-bit auto reload
0	1	1	0	16-bit capture
0	0	1	1	Programmable Clock-Out
1	Х	1	0	Baud rate generator
Х	Х	0	Х	off

 Table 16.
 T2CON - Timer/Counter 2 control register (address C8H) bit allocation

 Bit addressable; Reset value: 00H

Bit	7	6	5	4	3	2	1	0
Symbol	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2

 Table 17.
 T2CON - Timer/Counter 2 control register (address C8H) bit description

Bit	Symbol	Description
7	TF2	Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK or TCLK = 1 or when Timer 2 is in Clock-out mode.
6	EXF2	Timer 2 external flag is set when Timer 2 is in capture, reload or baud rate mode, $EXEN2 = 1$ and a negative transition on T2EX occurs. If Timer 2 interrupt is enabled $EXF2 = 1$ causes the CPU to vector to the Timer 2 interrupt routine. $EXF2$ must be cleared by software.
5	RCLK	Receive clock flag. When set, causes the UART to use Timer 2 overflow pulses for its receive clock in modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.

80C51 with 256 B RAM, 192 B data EEPROM

used as the UART transmit baud rate generator. RCLK has the same effect for the UART receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – Timer 1 or Timer 2.

Figure 17 shows Timer 2 in baud rate generator mode:



The baud rate generation mode is like the auto-reload mode, when a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2's overflow rate given below:

Modes 1 and 3 Baud Rates = Timer 2 Overflow Rate/16

The timer can be configured for either 'timer' or 'counter' operation. In many applications, it is configured for 'timer' operation $(C/\overline{T}2 = 0)$. Timer operation is different for Timer 2 when it is being used as a baud rate generator.

Usually, as a timer it would increment every machine cycle (i.e., $\frac{1}{6}$ the oscillator frequency). As a baud rate generator, it increments at the oscillator frequency. Thus the baud rate formula is as follows:

Modes 1 and 3 Baud Rates =

 $\frac{OscillatorFrequency}{(16 \times (65536 - (RCAP2H, RCAP2L)))}$

(3)

Where: (RCAP2H, RCAP2L) = The content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Timer 2 as a baud rate generator mode is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

- Map the data EEPROM into code memory space if not already mapped.
- Write the data EEPROM byte address into the DPTR.
- Use the MOVC instruction to read the data EEPROM.

6.13.5 Erasing a complete page (64 B)

A complete page can be erased by performing the following sequence:

- Map the data EEPROM into code memory space if not already mapped.
- Write the lower 8-bits of the data EEPROM page's start address into FMADRL.
- Write the ERS_DP command (33H) to FMCON.

Once the ERS_DP command is written to FMCON, code execution will stall until the operation is completed, approximately 6 ms.

6.13.6 Data EEPROM programming and erasing using the page register

In addition to page erase, a 64 B page register is included which allows from 1 B to 64 B of a given page to be programmed or erase/programmed at the same time, substantially reducing overall programming time. Two programming operations are provided:

- Program only operation. This operation used the PROG (48H) command and programs the contents of the page register into the data EEPROM page. This operation requires that the bytes being programmed have been previously erased. This operation requires approximately 2 ms to complete.
- Erase and Program operation. This operation uses the EP (68H) command to both erase and program the bytes previously loaded into the page register. This command is often useful to erase and reprogram a single byte of data. This operation requires approximately 4 ms to complete.

The page register consists of 64 B and an update flag for each byte. When a LOAD command is issued to FMCON the page register contents and all of the update flags will be cleared. When FMDATA is written, the value written to FMDATA will be stored in the page register at the location specified by the lower 6 bits of FMADRL. In addition, the update flag for that location will be set. FMADRL will auto-increment to the next location. Auto-increment after writing to the last byte in the page register will 'wrap-around' to the first byte in the page register, but will not affect FMADRL[7:6]. Bytes loaded into the page register by changing the contents of FMADRL prior to writing to FMDATA. However, each location in the page register can only be written once following each LOAD command. Attempts to write to a page register location more than once should be avoided.

FMADRH and FMADRL[7:6] are used to specify a page in the code memory space. When the PROG command is written to FMCON, the locations within the data EEPROM page that correspond to updated locations in the page register will have their contents programmed with the contents of their corresponding locations in the page register. Only the bytes that were loaded into the page register will be programmed in the data EEPROM array. Other bytes within the data EEPROM array will not be affected. The EP command works similarly except that If the EP command is written, the corresponding bytes in the data EEPROM will be erased prior to being programmed. This is often useful for erasing and programming a small number of bytes or even a single byte.

80C51 with 256 B RAM, 192 B data EEPROM

```
FMDATA = dbytes[i];
```

```
}
FMCON = EP;//erase & prog page command
Fm_stat = FMCON;//read the result status
if ((Fm_stat & 0x0F)!=0) prog_fail=1; else prog_fail=0;
return(prog_fail);
```

6.13.7 Data EEPROM write enable

}

The data EEPROM has a Write Enable mechanism to help prevent against inadvertent writes. If the WE bit (FMCON.6) is set writes to the data EEPROM are enabled. When cleared, writes are disabled. This bit only affects execution mode. The WE bit is set when:

- The disable write enable bit, DISWE (UCFG.2) = 1
- In ICP mode
- The SET_WE (08H) command is written to FMCON followed by the key value (96H) being written to FMDATA

The WE bit is cleared following any reset. The WE bit may also be cleared by writing the CLR_WE (0BH) command to FMCON.

6.13.8 Data EEPROM security bits

The data EEPROM security bits protects each data EEPROM page. The data EEPROM page security bits and their effects are shown in Table 35.

Table 35. DPxSEC - Data page X security register bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	XERSx	PWRx	MOVCx

Table 36. DPxSEC - Data page X security register bit description

Bit	Symbol	Description
7 to 3	-	Reserved
2	XERSx	Execution Erase Protect x. When programmed = 1, cannot be erased with ERS_DP command in execution mode. ERS_DP can be used in ICP mode.
1	PWRx	Page Write Protect x. When programmed = 1, data EEPROM cannot be erased or programmed using PROG or EP commands.
0	MOVCx	When programmed = 1, prevents instructions fetched from off-chip from reading the contents of the data EEPROM and returns FFH. CRC_DP are disabled if the corresponding Page Write Protect is disabled.

6.13.9 Summary of data EEPROM commands

Table 37 is a summary of the FMCON commands related to the data EEPROM.

80C51 with 256 B RAM, 192 B data EEPROM

		comparation register bit description
Bit	Symbol	Description
7 to 3	-	Reserved
2	ENW	Enable Write. When programmed = 1, forces the WE bit to be set.
1	FX2	Force X2. When programmed = 1, the device is in 6-clock mode. When erased = 0, the mode depends on the state of the X2 bit in CKCON.
0	EXTCLK	External Clock. When programmed = 1, disables the XTAL block when using an external digital clock source.

 Table 40.
 UCFG - User configuration register bit description

6.16 Code security (CSEC) bits

The code security bits protect against software piracy and prevent the contents of the flash from being read by unauthorized parties. The code security bits and their effects are shown in Table 41.

Table 41.	CSEC - Code se	ecurity register	bit allocation
-----------	----------------	------------------	----------------

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	INTEXEC	PROT

Table 42. CSEC - Code security register bit description

Bit	Symbol	Description
7 to 2	-	Reserved
1	INTEXEC	Internal execution only. When programmed, if the internal address space is exceeded, the address will rollover into internal space (upper address bits are ignored) for MOVC and instruction fetches. MOVC will access the data EEPROM when the address >= FF00H.
0	PROT	Protect. When programmed, prohibits further erasing or programming of code memory. MOVC instructions executed from external code memory are disabled from fetching code bytes from internal code memory.

NXP Semiconductors

P89V52X2

80C51 with 256 B RAM, 192 B data EEPROM



80C51 with 256 B RAM, 192 B data EEPROM

9. Dynamic characteristics

Table 45. Dynamic characteristics

Over operating conditions: load capacitance for Port 0, ALE, and $\overline{PSEN} = 100 \text{ pF}$; load capacitance for all other outputs = 80 pF

 $T_{amb} = -40 \degree C$ to +85 °C; $V_{DD} = 2.7 V$ to 5.5 V; $V_{SS} = 0 V_{1}$

Symbol	Parameter	Conditions	Min	Max	Unit
f _{osc}	oscillator frequency	12-clock mode	0	40	MHz
		6-clock mode	0	20	MHz
t _{LHLL}	ALE pulse width		$2T_{cy(clk)} - 15$	-	ns
t _{AVLL}	address valid to ALE LOW time		$T_{cy(clk)} - 15$	-	ns
t _{LLAX}	address hold after ALE LOW time		$T_{cy(clk)} - 15$	-	ns
t _{LLIV}	ALE LOW to valid instruction in time		-	$4T_{cy(clk)}-45$	ns
t _{LLPL}	ALE LOW to PSEN LOW time		$T_{cy(clk)} - 15$	-	ns
t _{PLPH}	PSEN pulse width		$3T_{cy(clk)} - 15$	-	ns
t _{PLIV}	PSEN LOW to valid instruction in time		-	$3T_{cy(clk)}-55$	ns
t _{PXIX}	input instruction hold after PSEN time		0	-	ns
t _{PXIZ}	input instruction float after PSEN time		-	$T_{cy(clk)}-20$	ns
t _{PXAV}	PSEN to address valid time		$T_{cy(clk)} - 8$	-	ns
t _{AVIV}	address to valid instruction in time		-	$5 T_{cy(clk)} - 60 \\$	ns
t _{PLAZ}	PSEN LOW to address float time		-	10	ns
t _{RLRH}	RD LOW pulse width		$6T_{cy(clk)} - 30$	-	ns
t _{WLWH}	WR LOW pulse width		$6T_{cy(clk)} - 30$	-	ns
t _{RLDV}	RD LOW to valid data in time		-	$5 T_{cy(clk)} - 50 \\$	ns
t _{RHDX}	data hold after \overline{RD} time		0	-	ns
t _{RHDZ}	data float after \overline{RD} time		-	$2T_{cy(clk)}-12$	ns
t _{LLDV}	ALE LOW to valid data in time		-	$8 T_{cy(clk)} - 50 \\$	ns
t _{AVDV}	address to valid data in time		-	$9T_{cy(clk)}-75$	ns
t _{LLWL}	ALE LOW to \overline{RD} or \overline{WR} LOW time		$3T_{cy(clk)} - 15$	$3T_{cy(clk)} + 15$	ns
t _{AVWL}	address to \overline{RD} or \overline{WR} LOW time		$4T_{cy(clk)} - 30$	-	ns
t _{WHQX}	data hold after \overline{WR} time		$T_{cy(clk)} - 20$	-	ns
t _{QVWH}	data output valid to \overline{WR} HIGH time		$7T_{\text{cy(clk)}} - 50$	-	ns
t _{RLAZ}	RD LOW to address float time		-	0	ns
t _{WHLH}	RD or WR HIGH to ALE HIGH time		T _{cy(clk)} – 15	$T_{cv(clk)} + 15$	ns

[1] $T_{cy(clk)} = 1/f_{osc}$.

NXP Semiconductors

P89V52X2

80C51 with 256 B RAM, 192 B data EEPROM





80C51 with 256 B RAM, 192 B data EEPROM

Table 40. External clock unve								
Symbol	Parameter	Oscillator	Oscillator					
		40 MHz	40 MHz		Variable			
		Min	Max	Min	Max			
f _{osc}	oscillator frequency	-	-	0	40	MHz		
T _{cy(clk)}	clock cycle time	25	-	-	-	ns		
t _{CHCX}	clock HIGH time	8.75	-	0.35T _{cy(clk)}	0.65T _{cy(clk)}	ns		
t _{CLCX}	clock LOW time	8.75	-	0.35T _{cy(clk)}	0.65T _{cy(clk)}	ns		
t _{CLCH}	clock rise time	-	10	-	-	ns		
t _{CHCL}	clock fall time	-	10	-	-	ns		





002aaa907

Fig 24. External clock drive waveform (with an amplitude of at least $V_{i(RMS)}$ = 200 mV)

Table 47. Serial port timing

Symbol	Parameter	Oscillator				
		40 MHz		Variable		
		Min	Max	Min	Max	-
T _{XLXL}	serial port clock cycle time	0.3	-	12T _{cy(clk)}	-	μs
t _{QVXH}	output data set-up to clock rising edge time	117	-	10T _{cy(clk)} - 133	-	ns
t _{XHQX}	output data hold after clock rising edge time	0	-	$2T_{cy(clk)}-15$	-	ns
t _{XHDX}	input data hold after clock rising edge time	0	-	0	-	ns
t _{XHDV}	input data valid to clock rising edge time	-	117	-	$10T_{cy(clk)}-133$	ns

80C51 with 256 B RAM, 192 B data EEPROM





80C51 with 256 B RAM, 192 B data EEPROM



Fig 31. Package outline SOT389-1 (LQFP44)

80C51 with 256 B RAM, 192 B data EEPROM

11. Abbreviations

Table 48.	Acronym list
Acronym	Description
CRC	Cyclic Redundancy Check
EEPROM	Electrically Erasable Programmable Read-Only Memory
EMI	ElectroMagnetic Interference
IAP	In-Application Programming
I/O	Input/Output
LSB	Least Significant Bit
MSB	Most Significant Bit
PWM	Pulse Width Modulator
RC	Resistance-Capacitance
RETI	Return From Interrupt
SFR	Special Function Register
UART	Universal Asynchronous Receiver/Transmitter

80C51 with 256 B RAM, 192 B data EEPROM

15. Contents

1	General description	1
2	Features	1
2.1	Principal features	1
2.2	Additional features	1
3	Ordering information	2
4	Block diagram	2
5	Pinning information	3
5.1	Pinning	3
5.2	Pin description	5
6	Functional description	8
6.1	Special function registers	8
6.2	Memory organization	11
6.3	System clock and clock options	11
6.3.1	Clock input options and recommended	
	capacitor values for the oscillator	11
6.3.2	Clock control register (CKCON)	12
6.4	ALE control	12
6.5	Dual data pointers	13
6.6	Reset	14
6.7	Flash memory	15
6.7.1	Flash organization	15
6.7.2	Features	15
6.8	Timers/counters 0 and 1	15
6.8.1	Mode 0	17
6.8.2	Mode 1	17
6.8.3	Mode 2	18
6.8.4	Mode 3	18
6.9	Timer 2	19
6.9.1	Capture mode	20
6.9.2	Auto-reload mode (up or down-counter).	21
6.9.3	Programmable clock-out	23
6.9.4	Baud rate generator mode	23
6.9.5	Summary of baud rate equations	25
6.10	UART	25
6.10.1	Mode 0	25
6.10.2	Mode 1	26
6.10.3	Mode 2	26
6.10.4	Mode 3	26
6.10.5		27
6.10.6	More about UAR1 mode 1	27
6.10.7	More about UAR1 modes 2 and 3	27
6.10.8		28
0.10.9		28
0.11	Interrupt priority and polling sequence	30
0.12	Power-saving modes	32
0.12.1		32
0.12.2	Power-down mode	33

6.13	Data EEPROM	33
6.13.1	Features	34
6.13.2	Register interface	34
6.13.3	Mapping the data EEPROM into code space.	34
6.13.4	Reading the data EEPROM	34
6.13.5	Erasing a complete page (64 B)	35
6.13.6	Data EEPROM programming and erasing	
	using the page register	35
6.13.7	Data EEPROM write enable	39
6.13.8	Data EEPROM security bits	39
6.13.9	Summary of data EEPROM commands	39
6.14	User configuration bytes	40
6.15	UCFG	40
6.16	Code security (CSEC) bits	41
7	Limiting values	42
8	Static characteristics	42
9	Dynamic characteristics	45
9.1	Explanation of symbols	46
10	Package outline	51
11	Abbreviations	54
12	Revision history	55
13	Legal information	56
13.1	Data sheet status	56
13.2	Definitions	56
13.3	Disclaimers	56
13.4	Trademarks	56
14	Contact information	56
15	Contents	57

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 4 May 2009 Document identifier: P89V52X2_3

