

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Not For New Designs |
|----------------------------|--|
| Core Processor | S08 |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | LVD, POR, PWM, WDT |
| Number of I/O | 37 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 12x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-LQFP |
| Supplier Device Package | 44-LQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08pa32vldr |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Parameter Classification

| Field | Description | Values |
|-------|--------------------|---|
| СС | Package designator | QH = 64-pin QFP LH = 64-pin LQFP LF = 48-pin LQFP LD = 44-pin LQFP LC = 32-pin LQFP |

2.4 Example

This is an example part number:

MC9S08PA60VQH

3 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

| Table 1. | Parameter | Classifications |
|----------|-----------|-----------------|
|----------|-----------|-----------------|

| Р | Those parameters are guaranteed during production testing on each individual device. |
|---|--|
| С | Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations. |
| Т | Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category. |
| D | Those parameters are derived mainly from simulations. |

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

4 Ratings

4.1 Thermal handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|------|------|------|-------|
| T _{STG} | Storage temperature | -55 | 150 | °C | 1 |
| T _{SDR} | Solder temperature, lead-free | | 260 | °C | 2 |

Ratings

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- 2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.2 Moisture handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------|
| MSL | Moisture sensitivity level | _ | 3 | — | 1 |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

4.3 ESD handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|---|-------|-------|------|-------|
| V _{HBM} | Electrostatic discharge voltage, human body model | -6000 | +6000 | V | 1 |
| V _{CDM} | Electrostatic discharge voltage, charged-device model | -500 | +500 | V | |
| I _{LAT} | Latch-up current at ambient temperature of 105°C | -100 | +100 | mA | |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in below table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pullup resistor associated with the pin is enabled.

| Symbol | Description | Min. | Max. | Unit |
|------------------|---|------|-----------------------|------|
| V _{DD} | Supply voltage | -0.3 | 5.8 | V |
| I _{DD} | Maximum current into V _{DD} | | 120 | mA |
| V _{DIO} | Digital input voltage (except RESET, EXTAL, and XTAL) | -0.3 | V _{DD} + 0.3 | V |

Table continues on the next page...

General

| Symbol | Description | Min. | Max. | Unit |
|------------------|---|-----------------------|-----------------------|------|
| V _{AIO} | Analog ¹ , RESET, EXTAL, and XTAL input voltage | -0.3 | V _{DD} + 0.3 | V |
| Ι _D | Instantaneous maximum current single pin limit (applies to all port pins) | -25 | 25 | mA |
| V _{DDA} | Analog supply voltage | V _{DD} – 0.3 | V _{DD} + 0.3 | V |

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

5 General

5.1 Nonswitching electrical specifications

5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

| Symbol | С | | Descriptions | | Min | Typical ¹ | Max | Unit |
|------------------|---|------------------------|--|---|-----------------------|----------------------|------|------|
| — | _ | Oper | rating voltage | _ | 2.7 | — | 5.5 | V |
| V _{OH} | Р | Output high voltage | All I/O pins, low-drive strength | 5 V, I _{load} = -2 mA | V _{DD} - 1.5 | | _ | V |
| | С | | | 3 V, I _{load} = -0.6 mA | V _{DD} - 0.8 | | _ | V |
| | Р | P C | High current drive pins, high-drive | 5 V, I _{load} = -20 mA | V _{DD} - 1.5 | | — | V |
| С | | strength | 3 V, I _{load} = -6 mA | V _{DD} - 0.8 | — | — | V | |
| I _{OHT} | D | Output high | Max total I _{OH} for all | 5 V | | — | -100 | mA |
| | | current | ports | 3 V | _ | — | -60 | 1 |
| V _{OL} | Р | Output low voltage | All I/O pins, low-drive strength | 5 V, $I_{load} = 2$ mA | _ | _ | 1.5 | V |
| | С | | | 3 V, I _{load} = 0.6 mA | _ | | 0.8 | V |
| | Р | | High current drive pins, high-drive | 5 V, I _{load} =20 mA | _ | | 1.5 | V |
| | С | | strength ² | $3 \text{ V}, \text{ I}_{\text{load}} = 6 \text{ mA}$ | _ | | 0.8 | V |
| I _{OLT} | D | Output low | Max total I _{OL} for all | 5 V | _ | — | 100 | mA |
| | | current | ports | 3 V | | — | 60 | |

Table 2. DC characteristics

Table continues on the next page...

| Symbol | С | | Descriptions | | Min | Typical ¹ | Max | Unit |
|------------------------------|---|--|---|-----------------------------------|----------------------|----------------------|----------------------|------|
| V _{IH} | Р | Input high | All digital inputs | V _{DD} >4.1V | $0.70 \times V_{DD}$ | _ | — | V |
| | | voltage | | V _{DD} >2.7V | $0.85 \times V_{DD}$ | _ | _ | |
| VIL | Р | Input low | All digital inputs | V _{DD} >4.1V | — | _ | $0.35 \times V_{DD}$ | V |
| | | voltage | | V _{DD} >2.7V | — | _ | $0.30 \times V_{DD}$ | |
| V _{hys} | С | Input hysteresis | All digital inputs | _ | $0.06 \times V_{DD}$ | | | mV |
| _{In} | Р | Input leakage current | All input only pins (per pin) | $V_{IN} = V_{DD}$ or V_{SS} | | 0.1 | 1 | μΑ |
| I _{OZ} | Р | Hi-Z (off- state) leakage current | All input/output (per pin) | $V_{IN} = V_{DD}$ or V_{SS} | _ | 0.1 | 1 | μΑ |
| II _{OZTOT} I | С | Total leakage combined for all inputs and Hi-Z pins | All input only and I/O | $V_{IN} = V_{DD}$ or V_{SS} | _ | _ | 2 | μΑ |
| R _{PU} | Р | Pullup resistors | All digital inputs, when enabled (all I/O pins other than PTA5/ IRQ/TCLK/RESET | _ | 17.5 | _ | 52.5 | kΩ |
| R _{PU} ³ | Р | Pullup resistors | PTA5/IRQ/TCLK/ RESET | _ | 17.5 | _ | 52.5 | kΩ |
| I _{IC} | D | DC injection | Single pin limit | $V_{\rm IN} < V_{\rm SS},$ | -0.2 | _ | 2 | mA |
| | | current ^{4, 5, 6} | Total MCU limit, includes sum of all stressed pins | V _{IN} > V _{DD} | -5 | | 25 | |
| C _{In} | С | Input cap | acitance, all pins | — | — | — | 8 | pF |
| V _{RAM} | С | RAM re | etention voltage | — | 2.0 | — | - | V |

Table 2. DC characteristics (continued)

1. Typical values are measured at 25 °C. Characterized, not tested.

- 2. Only PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0, and PTH1 support ultra high current output.
- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. All functional non-supply pins, except for PTA5, are internally clamped to V_{SS} and V_{DD}.
- 5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.
- 6. Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current (V_{In} > V_{DD}) is higher than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).

| Symbol | С | Description | Min | Тур | Мах | Unit |
|-------------------|---|--|-----|------|-----|------|
| V _{POR} | D | POR re-arm voltage ¹ | 1.5 | 1.75 | 2.0 | V |
| V _{LVDH} | С | Falling low-voltage detect threshold - high range (LVDV = 1) ² | 4.2 | 4.3 | 4.4 | V |

Table 3. LVD and POR Specification

Table continues on the next page...




Figure 2. Typical I_{OH} Vs. V_{DD} - V_{OH} (High current drive)




Figure 4. Typical I_{OL} Vs. V_{OL} (High current drive)

| Num | С | Rating | l | Symbol | Min | Typical ¹ | Мах | Unit |
|-----|---|--|-----------------------------------|-------------------|----------------------|----------------------|-----|------|
| 7 | D | IRQ pulse width | Asynchronous path ² | t _{ILIH} | 100 | _ | — | ns |
| | D | | Synchronous path | t _{IHIL} | $1.5 \times t_{cyc}$ | _ | _ | ns |
| 8 | D | Keyboard interrupt pulse width | Asynchronous path ² | t _{ILIH} | 100 | _ | — | ns |
| | D | | Synchronous path | t _{IHIL} | $1.5 \times t_{cyc}$ | _ | _ | ns |
| 9 | С | Port rise and fall time - | — | t _{Rise} | — | 10.2 | — | ns |
| | С | Normal drive strength (HDRVE_PTXx = 0) (load = 50 pF) | | t _{Fall} | _ | 9.5 | _ | ns |
| | С | Port rise and fall time - | — | t _{Rise} | — | 5.4 | — | ns |
| | С | Extreme high drive strength (HDRVE_PTXx = 1) (load = 50 pF) ⁴ | | t _{Fall} | — | 4.6 | | ns |

 Table 5.
 Control timing (continued)

- 1. Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.
- 2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
- 3. To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD}.
- 4. Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range -40 °C to 105 °C.

RESET PIN



Figure 5. Reset timing





Figure 6. IRQ/KBIPx timing

5.2.2 Debug trace timing specifications

Table 6. Debug trace operating behaviors

| Symbol | Description | Min. | Max. | Unit |
|------------------|--------------------------|-----------|-----------|------|
| t _{cyc} | Clock period | Frequency | dependent | MHz |
| t _{wl} | Low pulse width | 2 | | ns |
| t _{wh} | High pulse width | 2 | — | ns |
| t _r | Clock and data rise time | | 3 | ns |
| t _f | Clock and data fall time | _ | 3 | ns |

Table continues on the next page...






Figure 10. Timer input capture pulse

5.3 Thermal specifications

5.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

| Rating | Symbol | Value | Unit |
|---|--------------------|----------------------|------|
| Operating temperature range (packaged) | Τ _Α | -40 to 105 | °C |
| Junction temperature range | TJ | -40 to 150 | °C |
| | Thermal resistance | e single-layer board | |
| 64-pin LQFP | θ _{JA} | 71 | °C/W |
| 64-pin QFP | θ _{JA} | 61 | °C/W |
| 48-pin LQFP | θ _{JA} | 81 | °C/W |
| 44-pin LQFP | θ _{JA} | 75 | °C/W |
| 32-pin LQFP | θ _{JA} | 86 | °C/W |

| Table 8. Thermal characteristics |
|--|
|--|

Table continues on the next page ...

6.1 External oscillator (XOSC) and ICS characteristics

Table 9. XOSC and ICS specifications (temperature range = -40 to 105 °C ambient)

| Num | С | C | characteristic | Symbol | Min | Typical ¹ | Max | Unit |
|-----|---|---|---|----------------------|---------|-----------------------|------|-------------------|
| 1 | С | Oscillator | Low range (RANGE = 0) | f _{lo} | 32 | — | 40 | kHz |
| | С | crystal or resonator | High range (RANGE = 1) FEE or FBE mode | f _{hi} | 4 | _ | 20 | MHz |
| | С | | High range (RANGE = 1), high gain (HGO = 1), FBELP mode | f _{hi} | 4 | _ | 20 | MHz |
| | С | | High range (RANGE = 1), low power (HGO = 0), FBELP mode | | 4 | | 20 | MHz |
| 2 | D | Lo | bad capacitors | C1, C2 | | See Note ³ | | |
| 3 | D | Feedback resistor | Low Frequency, Low-Power Mode | R _F | _ | — | — | MΩ |
| | | | Low Frequency, High-Gain Mode | | — | 10 | _ | ΜΩ |
| | | | High Frequency, Low- Power Mode | | _ | 1 | — | ΜΩ |
| | | High Frequency, High-Gain Mode | | _ | 1 | _ | ΜΩ | |
| 4 | D | Series resistor - | Low-Power Mode ⁴ | R _S | _ | — | _ | kΩ |
| | | Low Frequency | High-Gain Mode | | _ | 200 | _ | kΩ |
| 5 | D | Series resistor - High Frequency | Low-Power Mode ⁴ | R _S | _ | — | _ | kΩ |
| | D | Series resistor - | 4 MHz | | _ | 0 | — | kΩ |
| | D | High Frequency, | 8 MHz | | _ | 0 | _ | kΩ |
| | D | High-Gain Mode | 16 MHz | | _ | 0 | — | kΩ |
| 6 | С | Crystal start-up | Low range, low power | t _{CSTL} | | 1000 | | ms |
| | С | time Low range = 32.768 KHz | Low range, high power | | _ | 800 | _ | ms |
| | С | crystal; High | High range, low power | t _{CSTH} | _ | 3 | _ | ms |
| | С | range = 20 MHz crystal, ⁶ | High range, high power | | _ | 1.5 | _ | ms |
| 7 | Т | Internal re | eference start-up time | t _{IRST} | _ | 20 | 50 | μs |
| 8 | D | Square wave | FEE or FBE mode ² | f _{extal} | 0.03125 | — | 5 | MHz |
| | D | input clock frequency | FBELP mode | | 0 | | 20 | MHz |
| 9 | Р | Average inter | nal reference frequency - trimmed | f_{int_t} | — | 32.768 | — | kHz |
| 10 | Р | DCO output fi | requency range - trimmed | f _{dco_t} | 16 | _ | 20 | MHz |
| 11 | Р | Total deviation of DCO output | Over full voltage and temperature range | Δf_{dco_t} | _ | _ | ±2.0 | %f _{dco} |
| | С | from trimmed frequency ⁵ | Over fixed voltage and temperature range of 0 to 70 °C | | | | ±1.0 | |
| 12 | С | FLL a | cquisition time ⁵ , ⁷ | t _{Acquire} | _ | _ | 2 | ms |

Table continues on the next page...

Table 9. XOSC and ICS specifications (temperature range = -40 to 105 °C ambient)(continued)

| Nu | m | С | Characteristic | Symbol | Min | Typical ¹ | Max | Unit |
|----|-----|---|---|---------------------|-----|----------------------|-----|-------------------|
| 13 | 3 (| С | Long term jitter of DCO output clock (averaged over 2 ms interval) ⁸ | C _{Jitter} | — | 0.02 | 0.2 | %f _{dco} |

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
- 3. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C₁,C₂), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE = HGO = 0.
- 5. This parameter is characterized and not tested on each device.
- 6. Proper PC board layout procedures must be followed to achieve specifications.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.




Figure 11. Typical crystal or resonator circuit

6.2 NVM specifications

This section provides details about program/erase times and program-erase endurance for the flash and EEPROM memories.

| С | Characteristic | Symbol | Min ¹ | Typical ² | Max ³ | Unit ⁴ |
|---|--|-------------------------|------------------|----------------------|------------------|-------------------|
| D | Supply voltage for program/erase -40 °C to 105 °C | V _{prog/erase} | 2.7 | | 5.5 | V |
| D | Supply voltage for read operation | V _{Read} | 2.7 | | 5.5 | V |

Table 10. Flash characteristics

Table continues on the next page ...

Peripheral operating requirements and behaviors

| С | Characteristic | Symbol | Min ¹ | Typical ² | Max ³ | Unit ⁴ |
|---|---|----------------------|------------------|----------------------|------------------|-------------------|
| D | NVM Bus frequency | f _{NVMBUS} | 1 | | 25 | MHz |
| D | NVM Operating frequency | f _{NVMOP} | 0.8 | _ | 1.05 | MHz |
| D | Erase Verify All Blocks | t _{VFYALL} | — | _ | 17030 | t _{cyc} |
| D | Erase Verify Flash Block | t _{RD1BLK} | — | — | 16977 | t _{cyc} |
| D | Erase Verify EEPROM Block | t _{RD1BLK} | _ | | 843 | t _{cyc} |
| D | Erase Verify Flash Section | t _{RD1SEC} | — | _ | 517 | t _{cyc} |
| D | Erase Verify EEPROM Section | t _{DRD1SEC} | 0.10 | 0.10 | 0.11 | ms |
| D | Read Once | t _{RDONCE} | _ | | 455 | t _{cyc} |
| D | Program Flash (2 word) | t _{PGM2} | 0.12 | 0.12 | 0.14 | ms |
| D | Program Flash (4 word) | t _{PGM4} | 0.20 | 0.21 | 0.24 | ms |
| D | Program Once | t _{PGMONCE} | 0.20 | 0.21 | 0.24 | ms |
| D | Program EEPROM (1 Byte) | t _{DPGM1} | 0.02 | 0.02 | 0.02 | ms |
| D | Program EEPROM (2 Byte) | t _{DPGM2} | 0.17 | 0.18 | 0.20 | ms |
| D | Erase All Blocks | t _{ERSALL} | 96.01 | 100.78 | 125.80 | ms |
| D | Erase Flash Block | t _{ERSBLK} | 95.98 | 100.75 | 125.76 | ms |
| D | Erase Flash Sector | t _{ERSPG} | 19.10 | 20.05 | 25.05 | ms |
| D | Erase EEPROM Sector | t _{DERSPG} | 4.81 | 5.05 | 6.30 | ms |
| D | Unsecure Flash | t _{UNSECU} | 96.01 | 100.78 | 125.80 | ms |
| D | Verify Backdoor Access Key | t _{VFYKEY} | — | — | 469 | t _{cyc} |
| D | Set User Margin Level | t _{MLOADU} | _ | | 442 | t _{cyc} |
| С | FLASH Program/erase endurance T_L to T_H = -40 °C to 105 °C | n _{FLPE} | 10 k | 100 k | | Cycles |
| С | EEPROM Program/erase endurance TL to TH = -40 °C to 105 °C | n _{FLPE} | 50 k | 500 k | _ | Cycles |
| С | Data retention at an average junction temperature of T _{Javg} = 85°C after up to 10,000 program/erase cycles | t _{D_ret} | 15 | 100 | — | years |

Table 10. Flash characteristics (continued)

1. Minimun times are based on maxmum f_{NVMOP} and maximum f_{NVMBUS}

2. Typical times are based on typical f_{NVMOP} and maximum f_{NVMBUS}

3. Maximum times are based on minimum f_{NVMOP} and maximum f_{NVMBUS}

4. $t_{cyc} = 1 / f_{NVMBUS}$

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section.

6.3 Analog

6.3.1 ADC characteristics

| Characteri stic | Conditions | Symb | Min | Typ ¹ | Мах | Unit | Comment |
|----------------------------------|--|-------------------|-------------------|------------------|-------------------|------|--------------------|
| Supply | Absolute | V _{DDA} | 2.7 | _ | 5.5 | V | _ |
| voltage | Delta to V _{DD} (V _{DD} -V _{DDAD}) | ΔV_{DDA} | -100 | 0 | +100 | mV | |
| Ground voltage | Delta to $V_{SS} (V_{SS} - V_{SSA})^1$ | ΔV _{SSA} | -100 | 0 | +100 | mV | |
| Input voltage | | V _{ADIN} | V _{REFL} | _ | V _{REFH} | V | |
| Input capacitance | | C _{ADIN} | _ | 4.5 | 5.5 | pF | |
| Input resistance | | R _{ADIN} | | 3 | 5 | kΩ | — |
| Analog source | 12-bit mode f_{ADCK} > 4 MHz | R _{AS} | _ | _ | 2 | kΩ | External to MCU |
| resistance | • f _{ADCK} < 4 MHz | | — | — | 5 | | |
| | 10-bit mode f_{ADCK} > 4 MHz | | _ | _ | 5 | | |
| | • f _{ADCK} < 4 MHz | | — | _ | 10 | | |
| | 8-bit mode | | — | — | 10 | | |
| | (all valid f _{ADCK}) | | | | | | |
| ADC | High speed (ADLPC=0) | f _{ADCK} | 0.4 | — | 8.0 | MHz | — |
| conversion clock frequency | Low power (ADLPC=1) | 1 | 0.4 | — | 4.0 | | |

 Table 11. 5 V 12-bit ADC operating conditions

1. Typical values assume $V_{DDA} = 5.0 \text{ V}$, Temp = 25°C, $f_{ADCK}=1.0 \text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.

1. DC potential difference.

| Characteristic | Conditions | С | Symb | Min | Typ ¹ | Мах | Unit |
|--------------------------------------|------------------------------|---|---------------------|------|-----------------------------------|-------|------------------|
| ADC asynchronous clock source | High speed (ADLPC = 0) | Р | f _{adack} | 2 | 3.3 | 5 | MHz |
| | Low power (ADLPC = 1) | | | 1.25 | 2 | 3.3 | |
| Conversion time (including sample | Short sample (ADLSMP = 0) | Т | t _{ADC} | — | 20 | — | ADCK cycles |
| time) | Long sample (ADLSMP = 1) | | | _ | 40 | _ | |
| Sample time | Short sample (ADLSMP = 0) | Т | t _{ADS} | _ | 3.5 | _ | ADCK cycles |
| Total unadjusted | Long sample (ADLSMP = 1) | | | — | 23.5 | — | |
| Total unadjusted | 12-bit mode | Т | E _{TUE} | _ | ±5.0 | — | LSB |
| Error | 10-bit mode | Р | | _ | ±1.5 | ±2.0 | |
| | 8-bit mode | Р | | _ | ±0.7 | ±1.0 | |
| Differential Non- | 12-bit mode | Т | DNL | _ | ±1.0 | _ | LSB ² |
| Liniarity | 10-bit mode | Р | | _ | ±0.25 | ±0.5 | |
| | 8-bit mode ³ | Р | | _ | ±0.15 | ±0.25 | |
| Integral Non-Linearity | 12-bit mode | Т | INL | _ | ±1.0 | _ | LSB ² |
| | 10-bit mode | Т | | — | ±0.3 | ±0.5 | |
| | 8-bit mode | Т | | _ | ±0.15 | ±0.25 | |
| Zero-scale error | 12-bit mode | С | E _{ZS} | _ | ±2.0 | _ | LSB ² |
| | 10-bit mode | Р | | — | ±0.25 | ±1.0 |] |
| | 8-bit mode | Р | | — | ±0.65 | ±1.0 | |
| Full-scale error ⁵ | 12-bit mode | Т | E _{FS} | — | ±2.5 | — | LSB ² |
| | 10-bit mode | Т | | | ±0.5 | ±1.0 | |
| | 8-bit mode | Т | | _ | ±0.5 | ±1.0 | |
| Quantization error | ≤12 bit modes | D | EQ | | — | ±0.5 | LSB ² |
| Input leakage error ⁶ | all modes | D | E _{IL} | | I _{In} * R _{AS} | | mV |
| Temp sensor slope | -40°C– 25°C | D | m | | 3.266 | | mV/°C |
| | 25°C– 125°C | | | | 3.638 | | 1 |
| Temp sensor voltage | 25°C | D | V _{TEMP25} | | 1.396 | _ | V |

| Table 12. | 12-bit ADC Characteristics | $(V_{REFH} = V_{DDA},$ | , V _{REFL} = V _{SS} | A) (continued) |
|-----------|----------------------------|------------------------|---------------------------------------|----------------|
|-----------|----------------------------|------------------------|---------------------------------------|----------------|

1. Typical values assume V_{DDA} = 5.0 V, Temp = 25°C, f_{ADCK}=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

2. 1 LSB = $(V_{REFH} - V_{REFL})/2^N$

- 3. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
- 3. $V_{ADIN} = V_{DDA}$
- 4. I_{In} = leakage current (refer to DC characteristics)

6.3.2 Analog comparator (ACMP) electricals Table 13. Comparator electrical specifications

| С | Characteristic | Symbol | Min | Typical | Max | Unit |
|---|---------------------------------------|------------------|-----------------------|---------|------------------|------|
| D | Supply voltage | V _{DDA} | 2.7 | — | 5.5 | V |
| Т | Supply current (Operation mode) | I _{DDA} | — | 10 | 20 | μA |
| D | Analog input voltage | V _{AIN} | V _{SS} - 0.3 | — | V _{DDA} | V |
| Р | Analog input offset voltage | V _{AIO} | | _ | 40 | mV |
| С | Analog comparator hysteresis (HYST=0) | V _H | — | 15 | 20 | mV |
| С | Analog comparator hysteresis (HYST=1) | V _H | — | 20 | 30 | mV |
| Т | Supply current (Off mode) | IDDAOFF | | 60 | _ | nA |
| С | Propagation Delay | t _D | | 0.4 | 1 | μs |

6.4 Communication interfaces

6.4.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20% V_{DD} and 70% V_{DD} , unless noted, and 100 pF load on all SPI pins. All timing assumes slew rate control is disabled and high drive strength is enabled for SPI output pins.

| Nu m. | Symbol | Description | Min. | Max. | Unit | Comment |
|----------|---------------------|--------------------------------|------------------------|-------------------------|--------------------|--------------------------------------|
| 1 | f _{op} | Frequency of operation | f _{Bus} /2048 | f _{Bus} /2 | Hz | f _{Bus} is the bus clock |
| 2 | t _{SPSCK} | SPSCK period | 2 x t _{Bus} | 2048 x t _{Bus} | ns | $t_{Bus} = 1/f_{Bus}$ |
| 3 | t _{Lead} | Enable lead time | 1/2 | — | t _{SPSCK} | — |
| 4 | t _{Lag} | Enable lag time | 1/2 | | t _{SPSCK} | — |
| 5 | t _{WSPSCK} | Clock (SPSCK) high or low time | t _{Bus} - 30 | 1024 x t _{Bus} | ns | — |
| 6 | t _{SU} | Data setup time (inputs) | 15 | _ | ns | — |
| 7 | t _{HI} | Data hold time (inputs) | 0 | _ | ns | — |
| 8 | t _v | Data valid (after SPSCK edge) | _ | 25 | ns | — |
| 9 | t _{HO} | Data hold time (outputs) | 0 | | ns | — |


Table 14. SPI master mode timing

Table continues on the next page...

Peripheral operating requirements and behaviors

| Nu m. | Symbol | Description | Min. | Max. | Unit | Comment |
|----------|---------------------|--------------------------------|-----------------------|-----------------------|------------------|---|
| 1 | f _{op} | Frequency of operation | 0 | f _{Bus} /4 | Hz | f _{Bus} is the bus clock as defined in . |
| 2 | t _{SPSCK} | SPSCK period | 4 x t _{Bus} | — | ns | $t_{Bus} = 1/f_{Bus}$ |
| 3 | t _{Lead} | Enable lead time | 1 | — | t _{Bus} | _ |
| 4 | t _{Lag} | Enable lag time | 1 | — | t _{Bus} | — |
| 5 | t _{WSPSCK} | Clock (SPSCK) high or low time | t _{Bus} - 30 | — | ns | — |
| 6 | t _{SU} | Data setup time (inputs) | 15 | — | ns | — |
| 7 | t _{HI} | Data hold time (inputs) | 25 | — | ns | — |
| 8 | t _a | Slave access time | — | t _{Bus} | ns | Time to data active from high-impedance state |
| 9 | t _{dis} | Slave MISO disable time | _ | t _{Bus} | ns | Hold time to high- impedance state |
| 10 | t _v | Data valid (after SPSCK edge) | | 25 | ns | — |
| 11 | t _{HO} | Data hold time (outputs) | 0 | — | ns | — |
| 12 | t _{RI} | Rise time input | | t _{Bus} - 25 | ns | — |
| | t _{FI} | Fall time input | | | | |
| 13 | t _{RO} | Rise time output | — | 25 | ns | — |
| | t _{FO} | Fall time output | | | | |






NOTE: Not defined!



| Table 16. Pin availability by package pin-count (continue |
|---|
|---|


| Pin Number | | | | Lowest Priority <> Highest | | | | | |
|------------|---------|---------|---------|----------------------------|------------|---------|-------|-----------------|--|
| 64-LQFP | | | | | | | | | |
| 64-QFP | 48-LQFP | 44-LQFP | 32-LQFP | Port Pin | Alt 1 | Alt 2 | Alt 3 | Alt 4 | |
| 28 | | _ | — | PTF6 | _ | _ | ADP14 | — | |
| 29 | | _ | | PTF5 | | _ | ADP13 | — | |
| 30 | | — | _ | PTF4 | | _ | ADP12 | — | |
| 31 | 23 | 21 | 15 | PTB3 | KBI0P7 | MOSI0 | ADP7 | _ | |
| 32 | 24 | 22 | 16 | PTB2 | KBI0P6 | SPSCK0 | ADP6 | _ | |
| 33 | 25 | 23 | 17 | PTB1 | KBI0P5 | TXD0 | ADP5 | _ | |
| 34 | 26 | 24 | 18 | PTB0 | KBI0P4 | RXD0 | ADP4 | — | |
| 35 | _ | _ | — | PTF3 | _ | _ | _ | _ | |
| 36 | | _ | _ | PTF2 | _ | | | _ | |
| 37 | 27 | 25 | 19 | PTA7 | FTM2FAULT2 | | ADP3 | _ | |
| 38 | 28 | 26 | 20 | PTA6 | FTM2FAULT1 | | ADP2 | _ | |
| 39 | 29 | | _ | PTE4 | _ | _ | | _ | |
| 40 | 30 | 27 | _ | _ | _ | _ | _ | V _{SS} | |
| 41 | 31 | 28 | — | _ | _ | _ | _ | V _{DD} | |
| 42 | _ | _ | — | PTF1 | _ | _ | _ | — | |
| 43 | _ | _ | _ | PTF0 | _ | _ | _ | _ | |
| 44 | 32 | 29 | _ | PTD4 | KBI1P4 | _ | _ | _ | |
| 45 | 33 | 30 | 21 | PTD3 | KBI1P3 | SS1 | _ | _ | |
| 46 | 34 | 31 | 22 | PTD2 | KBI1P2 | MISO1 | _ | _ | |
| 47 | 35 | 32 | 23 | PTA3 | KBI0P3 | TXD0 | SCL | _ | |
| 48 | 36 | 33 | 24 | PTA2 ² | KBI0P2 | RXD0 | SDA | _ | |
| 49 | 37 | 34 | 25 | PTA1 | KBI0P1 | FTM0CH1 | ACMP1 | ADP1 | |
| 50 | 38 | 35 | 26 | PTA0 | KBI0P0 | FTM0CH0 | ACMP0 | ADP0 | |
| 51 | 39 | 36 | 27 | PTC7 | _ | TxD1 | _ | _ | |
| 52 | 40 | 37 | 28 | PTC6 | _ | RxD1 | _ | _ | |
| 53 | 41 | _ | _ | PTE3 | _ | SS0 | _ | _ | |
| 54 | 42 | 38 | _ | PTE2 | _ | MISO0 | _ | _ | |
| 55 | _ | _ | _ | PTG3 | _ | _ | _ | _ | |
| 56 | | | _ | PTG2 | _ | | | _ | |
| 57 | | — | _ | PTG1 | _ | _ | _ | _ | |
| 58 | | | _ | PTG0 | _ | | | _ | |
| 59 | 43 | 39 | _ | PTE1 ¹ | _ | MOSI0 | | _ | |
| 60 | 44 | 40 | _ | PTE0 ¹ | _ | SPSCK0 | TCLK1 | _ | |
| 61 | 45 | 41 | 29 | PTC5 | _ | FTM1CH1 | _ | _ | |
| 62 | 46 | 42 | 30 | PTC4 | _ | FTM1CH0 | RTCO | _ | |
| 63 | 47 | 43 | 31 | PTA5 | IRQ | TCLK0 | _ | RESET | |
| 64 | 48 | 44 | 32 | PTA4 | _ | ACMPO | BKGD | MS | |

8.2 Device pin assignment



2. True open drain pins

Figure 17. MC9S08PA60 64-pin QFP and LQFP package








Figure 20. MC9S08PA60 32-pin LQFP package

9 Revision history

The following table provides a revision history for this document.

| Table 1 | 7. Rev | /ision | history |
|---------|--------|--------|---------|
|---------|--------|--------|---------|

| Rev. No. | Date | Substantial Changes |
|----------|---------|------------------------|
| 1 | 10/2012 | Initial public release |

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

 $\label{eq:FreescaleTM} Freescale TM and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.$

© 2011–2012 Freescale Semiconductor, Inc.



Document Number: MC9S08PA60 Rev. 1, 10/9/2012