

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | S08 |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | LVD, POR, PWM, WDT |
| Number of I/O | 57 |
| Program Memory Size | 60KB (60K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 16x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-QFP |
| Supplier Device Package | 64-QFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08pa60avqh |

- Input/Output
 - 57 GPIOs including one output-only pin
 - Two 8-bit keyboard interrupt modules (KBI)
 - Two true open-drain output pins
 - Eight, ultra-high current sink pins supporting 20 mA source/sink current
- Package options
 - 64-pin LQFP; 64-pin QFP
 - 48-pin LQFP
 - 44-pin LQFP
 - 32-pin LQFP

Table of Contents

| | | | |
|---|----|---|----|
| 1 Ordering parts..... | 4 | 5.2.1 Control timing..... | 13 |
| 1.1 Determining valid orderable parts..... | 4 | 5.2.2 Debug trace timing specifications..... | 14 |
| 2 Part identification..... | 4 | 5.2.3 FTM module timing..... | 15 |
| 2.1 Description..... | 4 | 5.3 Thermal specifications..... | 16 |
| 2.2 Format..... | 4 | 5.3.1 Thermal characteristics..... | 16 |
| 2.3 Fields..... | 4 | 6 Peripheral operating requirements and behaviors..... | 17 |
| 2.4 Example..... | 5 | 6.1 External oscillator (XOSC) and ICS characteristics..... | 17 |
| 3 Parameter Classification..... | 5 | 6.2 NVM specifications..... | 19 |
| 4 Ratings..... | 5 | 6.3 Analog..... | 20 |
| 4.1 Thermal handling ratings..... | 5 | 6.3.1 ADC characteristics..... | 20 |
| 4.2 Moisture handling ratings..... | 6 | 6.3.2 Analog comparator (ACMP) electricals..... | 23 |
| 4.3 ESD handling ratings..... | 6 | 6.4 Communication interfaces..... | 24 |
| 4.4 Voltage and current operating ratings..... | 6 | 6.4.1 SPI switching specifications..... | 24 |
| 5 General..... | 7 | 7 Dimensions..... | 27 |
| 5.1 Nonswitching electrical specifications..... | 7 | 7.1 Obtaining package dimensions..... | 27 |
| 5.1.1 DC characteristics..... | 7 | 8 Pinout..... | 28 |
| 5.1.2 Supply current characteristics..... | 12 | 8.1 Signal multiplexing and pin assignments..... | 28 |
| 5.1.3 EMC performance..... | 13 | 8.2 Device pin assignment..... | 31 |
| 5.2 Switching specifications..... | 13 | 9 Revision history..... | 34 |

1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to www.freescale.com and perform a part number search for the following device numbers: PA60 and PA32.

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

MC 9 S08 PA AA B CC

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description | Values |
|-------|------------------------------|---|
| MC | Qualification status | <ul style="list-style-type: none"> • MC = fully qualified, general market flow |
| 9 | Memory | |
| S08 | Core | <ul style="list-style-type: none"> • S08 = 8-bit CPU |
| PA | Device family | <ul style="list-style-type: none"> • PA |
| AA | Approximate flash size in KB | <ul style="list-style-type: none"> • 60 = 60 KB • 32 = 32 KB |
| B | Temperature range (°C) | <ul style="list-style-type: none"> • V = -40 to 105 |

Table continues on the next page...

Nonswitching electrical specifications

Table 2. DC characteristics (continued)

| Symbol | C | Descriptions | | | Min | Typical ¹ | Max | Unit |
|---------------|---|---|--|--|----------------------|----------------------|----------------------|------------|
| V_{IH} | P | Input high voltage | All digital inputs | $V_{DD} > 4.1V$ | $0.70 \times V_{DD}$ | — | — | V |
| | | | | $V_{DD} > 2.7V$ | $0.85 \times V_{DD}$ | — | — | |
| V_{IL} | P | Input low voltage | All digital inputs | $V_{DD} > 4.1V$ | — | — | $0.35 \times V_{DD}$ | V |
| | | | | $V_{DD} > 2.7V$ | — | — | $0.30 \times V_{DD}$ | |
| V_{hys} | C | Input hysteresis | All digital inputs | — | $0.06 \times V_{DD}$ | — | — | mV |
| $ I_{In} $ | P | Input leakage current | All input only pins (per pin) | $V_{IN} = V_{DD}$ or V_{SS} | — | 0.1 | 1 | μA |
| $ I_{OzI} $ | P | Hi-Z (off-state) leakage current | All input/output (per pin) | $V_{IN} = V_{DD}$ or V_{SS} | — | 0.1 | 1 | μA |
| $ I_{OzTOT} $ | C | Total leakage combined for all inputs and Hi-Z pins | All input only and I/O | $V_{IN} = V_{DD}$ or V_{SS} | — | — | 2 | μA |
| R_{PU} | P | Pullup resistors | All digital inputs, when enabled (all I/O pins other than PTA5/IRQ/TCLK/RESET) | — | 17.5 | — | 52.5 | k Ω |
| R_{PU}^3 | P | Pullup resistors | PTA5/IRQ/TCLK/RESET | — | 17.5 | — | 52.5 | k Ω |
| I_{IC} | D | DC injection current ^{4, 5, 6} | Single pin limit | $V_{IN} < V_{SS}$, $V_{IN} > V_{DD}$ | -0.2 | — | 2 | mA |
| | | | Total MCU limit, includes sum of all stressed pins | | -5 | — | 25 | |
| C_{in} | C | Input capacitance, all pins | | — | — | — | 8 | pF |
| V_{RAM} | C | RAM retention voltage | | — | 2.0 | — | — | V |

1. Typical values are measured at 25 °C. Characterized, not tested.
2. Only PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0, and PTH1 support ultra high current output.
3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
4. All functional non-supply pins, except for PTA5, are internally clamped to V_{SS} and V_{DD} .
5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.
6. Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current ($V_{In} > V_{DD}$) is higher than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).

Table 3. LVD and POR Specification

| Symbol | C | Description | Min | Typ | Max | Unit |
|------------|---|---|-----|------|-----|------|
| V_{POR} | D | POR re-arm voltage ¹ | 1.5 | 1.75 | 2.0 | V |
| V_{LVDH} | C | Falling low-voltage detect threshold - high range (LVDV = 1) ² | 4.2 | 4.3 | 4.4 | V |

Table continues on the next page...

Table 3. LVD and POR Specification (continued)

| Symbol | C | Description | | Min | Typ | Max | Unit |
|--------------|---|---|---------------------------------|------|------|------|------|
| V_{LVW1H} | C | Falling low-voltage warning threshold - high range | Level 1 falling ($LVWV = 00$) | 4.3 | 4.4 | 4.5 | V |
| V_{LVW2H} | C | | Level 2 falling ($LVWV = 01$) | 4.5 | 4.5 | 4.6 | V |
| V_{LVW3H} | C | | Level 3 falling ($LVWV = 10$) | 4.6 | 4.6 | 4.7 | V |
| V_{LVW4H} | C | | Level 4 falling ($LVWV = 11$) | 4.7 | 4.7 | 4.8 | V |
| V_{HYSH} | C | High range low-voltage detect/warning hysteresis | | — | 100 | — | mV |
| V_{LVDL} | C | Falling low-voltage detect threshold - low range ($LVDV = 0$) | | 2.56 | 2.61 | 2.66 | V |
| V_{LVDW1L} | C | Falling low-voltage warning threshold - low range | Level 1 falling ($LVWV = 00$) | 2.62 | 2.7 | 2.78 | V |
| V_{LVDW2L} | C | | Level 2 falling ($LVWV = 01$) | 2.72 | 2.8 | 2.88 | V |
| V_{LVDW3L} | C | | Level 3 falling ($LVWV = 10$) | 2.82 | 2.9 | 2.98 | V |
| V_{LVDW4L} | C | | Level 4 falling ($LVWV = 11$) | 2.92 | 3.0 | 3.08 | V |
| V_{HYSVL} | C | Low range low-voltage detect hysteresis | | — | 40 | — | mV |
| V_{HYSWL} | C | Low range low-voltage warning hysteresis | | — | 80 | — | mV |
| V_{BG} | P | Buffered bandgap output ³ | | 1.14 | 1.16 | 1.18 | V |

1. Maximum is highest voltage that POR is guaranteed.
2. Rising thresholds are falling threshold + hysteresis.
3. voltage Factory trimmed at $V_{DD} = 5.0$ V, Temp = 25 °C

Nonswitching electrical specifications




Figure 1. Typical I_{OH} Vs. $V_{DD} - V_{OH}$




Figure 2. Typical I_{OH} Vs. $V_{DD} - V_{OH}$ (High current drive)



**Figure 3. Typical I_{OL} Vs. V_{OL}** **Figure 4. Typical I_{OL} Vs. V_{OL} (High current drive)**

Table 4. Supply current characteristics (continued)

| Num | C | Parameter | Symbol | Bus Freq | V _{DD} (V) | Typical ¹ | Max | Unit | Temp |
|-----|---|---|--------|----------|---------------------|----------------------|-----|------|---------------|
| 7 | C | ADC adder to stop3 ADLPC = 1 ADLSMP = 1 ADCO = 1 MODE = 10B ADICLK = 11B | — | — | 5 | 44 | — | μA | -40 to 105 °C |
| | C | | | | 3 | 40 | — | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| 8 | C | LVD adder to stop3 ⁴ | — | — | 5 | 130 | — | μA | -40 to 105 °C |
| | C | | | | 3 | 125 | — | | |

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. RTC adder cause <1 μA I_{DD} increase typically, RTC clock source is 1 kHz LPO clock.
3. ACMP adder cause <1 μA I_{DD} increase typically.
4. LVD is periodically woken up from stop3 by 5% duty cycle. The period is equal to or less than 2 ms.

5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

5.2 Switching specifications

5.2.1 Control timing

Table 5. Control timing

| Num | C | Rating | Symbol | Min | Typical ¹ | Max | Unit |
|-----|---|--|---------------------|-------------------------------|----------------------|------|------|
| 1 | P | Bus frequency ($t_{cyc} = 1/f_{Bus}$) | f _{Bus} | DC | — | 20 | MHz |
| 2 | P | Internal low power oscillator frequency | f _{LPO} | 0.67 | 1.0 | 1.25 | KHz |
| 3 | D | External reset pulse width | t _{extrst} | 1.5 × t _{Self_reset} | — | — | ns |
| 4 | D | Reset low drive | t _{stdrv} | 34 × t _{cyc} | — | — | ns |
| 5 | D | BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes | t _{MSSU} | 500 | — | — | ns |
| 6 | D | BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ³ | t _{MSH} | 100 | — | — | ns |

Table continues on the next page...

Table 8. Thermal characteristics (continued)

| Rating | Symbol | Value | Unit |
|-------------------------------------|---------------|-------|------|
| Thermal resistance four-layer board | | | |
| 64-pin LQFP | θ_{JA} | 53 | °C/W |
| 64-pin QFP | θ_{JA} | 47 | °C/W |
| 48-pin LQFP | θ_{JA} | 57 | °C/W |
| 44-pin LQFP | θ_{JA} | 53 | °C/W |
| 32-pin LQFP | θ_{JA} | 57 | °C/W |

The average chip-junction temperature (T_J) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA})$$

Where:

T_A = Ambient temperature, °C

θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W

$P_D = P_{int} + P_{I/O}$

$P_{int} = I_{DD} \times V_{DD}$, Watts - chip internal power

$P_{I/O}$ = Power dissipation on input and output pins - user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_J + 273 \text{ °C})$$

Solving the equations above for K gives:

$$K = P_D \times (T_A + 273 \text{ °C}) + \theta_{JA} \times (P_D)^2$$

where K is a constant pertaining to the particular part. K can be determined by measuring P_D (at equilibrium) for an known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving the above equations iteratively for any value of T_A .

6 Peripheral operating requirements and behaviors

6.1 External oscillator (XOSC) and ICS characteristics

Table 9. XOSC and ICS specifications (temperature range = -40 to 105 °C ambient)

| Num | C | Characteristic | | Symbol | Min | Typical ¹ | Max | Unit |
|-----|---|--|---|---------------------|-----------------------|----------------------|------|-------------|
| 1 | C | Oscillator crystal or resonator | Low range (RANGE = 0) | f_{lo} | 32 | — | 40 | kHz |
| | C | | High range (RANGE = 1) FEE or FBE mode | f_{hi} | 4 | — | 20 | MHz |
| | C | | High range (RANGE = 1), high gain (HGO = 1), FBELP mode | f_{hi} | 4 | — | 20 | MHz |
| | C | | High range (RANGE = 1), low power (HGO = 0), FBELP mode | f_{hi} | 4 | — | 20 | MHz |
| 2 | D | Load capacitors | | C1, C2 | See Note ³ | | | |
| 3 | D | Feedback resistor | Low Frequency, Low-Power Mode | R_F | — | — | — | MΩ |
| | | | Low Frequency, High-Gain Mode | | — | 10 | — | MΩ |
| | | | High Frequency, Low-Power Mode | | — | 1 | — | MΩ |
| | | | High Frequency, High-Gain Mode | | — | 1 | — | MΩ |
| 4 | D | Series resistor - Low Frequency | Low-Power Mode ⁴ | R_S | — | — | — | kΩ |
| | | | High-Gain Mode | | — | 200 | — | kΩ |
| 5 | D | Series resistor - High Frequency | Low-Power Mode ⁴ | R_S | — | — | — | kΩ |
| | D | Series resistor - High Frequency, High-Gain Mode | 4 MHz | | — | 0 | — | kΩ |
| | D | | 8 MHz | | — | 0 | — | kΩ |
| | D | | 16 MHz | | — | 0 | — | kΩ |
| 6 | C | Crystal start-up time Low range = 32.768 KHz crystal; High range = 20 MHz crystal, ⁶ | Low range, low power | t_{CSTL} | — | 1000 | — | ms |
| | C | | Low range, high power | | — | 800 | — | ms |
| | C | | High range, low power | t_{CSTH} | — | 3 | — | ms |
| | C | | High range, high power | | — | 1.5 | — | ms |
| 7 | T | Internal reference start-up time | | t_{IRST} | — | 20 | 50 | μs |
| 8 | D | Square wave input clock frequency | FEE or FBE mode ² | f_{extal} | 0.03125 | — | 5 | MHz |
| | D | | FBELP mode | | 0 | — | 20 | MHz |
| 9 | P | Average internal reference frequency - trimmed | | f_{int_t} | — | 32.768 | — | kHz |
| 10 | P | DCO output frequency range - trimmed | | f_{dco_t} | 16 | — | 20 | MHz |
| 11 | P | Total deviation of DCO output from trimmed frequency ⁵ | Over full voltage and temperature range | Δf_{dco_t} | — | — | ±2.0 | % f_{dco} |
| | C | | Over fixed voltage and temperature range of 0 to 70 °C | | — | — | ±1.0 | |
| 12 | C | FLL acquisition time ^{5, 7} | | $t_{Acquire}$ | — | — | 2 | ms |

Table continues on the next page...

Table 10. Flash characteristics (continued)

| C | Characteristic | Symbol | Min ¹ | Typical ² | Max ³ | Unit ⁴ |
|---|---|----------------------|------------------|----------------------|------------------|-------------------|
| D | NVM Bus frequency | f _{NVMBUS} | 1 | — | 25 | MHz |
| D | NVM Operating frequency | f _{NVMOP} | 0.8 | — | 1.05 | MHz |
| D | Erase Verify All Blocks | t _{VFYALL} | — | — | 17030 | t _{cyc} |
| D | Erase Verify Flash Block | t _{RD1BLK} | — | — | 16977 | t _{cyc} |
| D | Erase Verify EEPROM Block | t _{RD1BLK} | — | — | 843 | t _{cyc} |
| D | Erase Verify Flash Section | t _{RD1SEC} | — | — | 517 | t _{cyc} |
| D | Erase Verify EEPROM Section | t _{DRD1SEC} | 0.10 | 0.10 | 0.11 | ms |
| D | Read Once | t _{RDONCE} | — | — | 455 | t _{cyc} |
| D | Program Flash (2 word) | t _{PGM2} | 0.12 | 0.12 | 0.14 | ms |
| D | Program Flash (4 word) | t _{PGM4} | 0.20 | 0.21 | 0.24 | ms |
| D | Program Once | t _{PGMONCE} | 0.20 | 0.21 | 0.24 | ms |
| D | Program EEPROM (1 Byte) | t _{DPGM1} | 0.02 | 0.02 | 0.02 | ms |
| D | Program EEPROM (2 Byte) | t _{DPGM2} | 0.17 | 0.18 | 0.20 | ms |
| D | Erase All Blocks | t _{ERSALL} | 96.01 | 100.78 | 125.80 | ms |
| D | Erase Flash Block | t _{ERSBLK} | 95.98 | 100.75 | 125.76 | ms |
| D | Erase Flash Sector | t _{ERSPG} | 19.10 | 20.05 | 25.05 | ms |
| D | Erase EEPROM Sector | t _{DERSPG} | 4.81 | 5.05 | 6.30 | ms |
| D | Unsecure Flash | t _{UNSECU} | 96.01 | 100.78 | 125.80 | ms |
| D | Verify Backdoor Access Key | t _{VFYKEY} | — | — | 469 | t _{cyc} |
| D | Set User Margin Level | t _{MLOADU} | — | — | 442 | t _{cyc} |
| C | FLASH Program/erase endurance T _L to T _H = -40 °C to 105 °C | n _{FLPE} | 10 k | 100 k | — | Cycles |
| C | EEPROM Program/erase endurance TL to TH = -40 °C to 105 °C | n _{FLPE} | 50 k | 500 k | — | Cycles |
| C | Data retention at an average junction temperature of T _{Javg} = 85°C after up to 10,000 program/erase cycles | t _{D_ret} | 15 | 100 | — | years |

1. Minimum times are based on maximum f_{NVMOP} and maximum f_{NVMBUS}

2. Typical times are based on typical f_{NVMOP} and maximum f_{NVMBUS}

3. Maximum times are based on minimum f_{NVMOP} and maximum f_{NVMBUS}

4. t_{cyc} = 1 / f_{NVMBUS}

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section.

6.3 Analog

Peripheral operating requirements and behaviors




Figure 12. ADC input impedance equivalency diagram


Table 12. 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

| Characteristic | Conditions | C | Symb | Min | Typ ¹ | Max | Unit |
|---|-------------------------|---|-------------------|-----|------------------|-----|------|
| Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1 | | T | I _{DDA} | — | 133 | — | µA |
| Supply current ADLPC = 1 ADLSMP = 0 ADCO = 1 | | T | I _{DDA} | — | 218 | — | µA |
| Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1 | | T | I _{DDA} | — | 327 | — | µA |
| Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1 | | T | I _{DDAD} | — | 582 | 990 | µA |
| Supply current | Stop, reset, module off | T | I _{DDA} | — | 0.011 | 1 | µA |

Table continues on the next page...


Table 14. SPI master mode timing (continued)

| Nu. m. | Symbol | Description | Min. | Max. | Unit | Comment |
|-----------|----------|------------------|------|----------------|------|---------|
| 10 | t_{RI} | Rise time input | — | $t_{Bus} - 25$ | ns | — |
| | t_{FI} | Fall time input | | | | |
| 11 | t_{RO} | Rise time output | — | 25 | ns | — |
| | t_{FO} | Fall time output | | | | |



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 13. SPI master mode timing (CPHA=0)


1. If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 14. SPI master mode timing (CPHA=1)

Table 15. SPI slave mode timing

| Nu. m. | Symbol | Description | Min. | Max. | Unit | Comment |
|-----------|--------------|--------------------------------|--------------------|----------------|-----------|---|
| 1 | f_{op} | Frequency of operation | 0 | $f_{Bus}/4$ | Hz | f_{Bus} is the bus clock as defined in . |
| 2 | t_{SPSCK} | SPSCK period | $4 \times t_{Bus}$ | — | ns | $t_{Bus} = 1/f_{Bus}$ |
| 3 | t_{Lead} | Enable lead time | 1 | — | t_{Bus} | — |
| 4 | t_{Lag} | Enable lag time | 1 | — | t_{Bus} | — |
| 5 | t_{WSPSCK} | Clock (SPSCK) high or low time | $t_{Bus} - 30$ | — | ns | — |
| 6 | t_{SU} | Data setup time (inputs) | 15 | — | ns | — |
| 7 | t_{HI} | Data hold time (inputs) | 25 | — | ns | — |
| 8 | t_a | Slave access time | — | t_{Bus} | ns | Time to data active from high-impedance state |
| 9 | t_{dis} | Slave MISO disable time | — | t_{Bus} | ns | Hold time to high-impedance state |
| 10 | t_v | Data valid (after SPSCK edge) | — | 25 | ns | — |
| 11 | t_{HO} | Data hold time (outputs) | 0 | — | ns | — |
| 12 | t_{RI} | Rise time input | — | $t_{Bus} - 25$ | ns | — |
| | t_{FI} | Fall time input | — | — | — | — |
| 13 | t_{RO} | Rise time output | — | 25 | ns | — |
| | t_{FO} | Fall time output | — | — | — | — |

**Figure 15. SPI slave mode timing (CPHA = 0)**

Pinout

1. This is a high current drive pin when operated as output.
2. This is a true open-drain pin when operated as output.

Note

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.

8.2 Device pin assignment




Figure 17. MC9S08PA60 64-pin QFP and LQFP package

Pinout




Figure 18. MC9S08PA60 48-pin LQFP package





Figure 19. MC9S08PA60 44-pin LQFP package



1. High source/sink current pins
2. True open drain pins

Figure 20. MC9S08PA60 32-pin LQFP package

9 Revision history

The following table provides a revision history for this document.

Table 17. Revision history

| Rev. No. | Date | Substantial Changes |
|----------|---------|------------------------|
| 1 | 10/2012 | Initial public release |

How to Reach Us:**Home Page:**

www.freescale.com

Web Support:

<http://www.freescale.com/support>

USA/Europe or Locations Not Listed:

Freescale Semiconductor

Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH

Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2011–2012 Freescale Semiconductor, Inc.