



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	SH-2
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	SCI
Peripherals	POR, PWM, WDT
Number of I/O	63
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/de71491rn80fav

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Configuration of This Manual

This manual comprises the following items:

- 1. General Precautions in the Handling of MPU/MCU Products
- 2. Configuration of This Manual
- 3. Preface
- 4. Contents
- 5. Overview
- 6. Description of Functional Modules
 - CPU and System-Control Modules
 - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, as the final part of each section.

- 7. List of Registers
- 8. Electrical Characteristics
- 9. Appendix
 - Product Type, Package Dimensions, etc.

10. Main Revisions for This Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in this manual.

11. Index



7.2	Input/O	utput Pins	119
7.3	Register	r Descriptions	
	7.3.1	Break Address Register A (BARA)	
	7.3.2	Break Address Mask Register A (BAMRA)	121
	7.3.3	Break Bus Cycle Register A (BBRA)	122
	7.3.4	Break Data Register A (BDRA) (F-ZTAT Version Only)	124
	7.3.5	Break Data Mask Register A (BDMRA) (F-ZTAT Version Only)	125
	7.3.6	Break Address Register B (BARB)	
	7.3.7	Break Address Mask Register B (BAMRB)	127
	7.3.8	Break Data Register B (BDRB) (F-ZTAT Version Only)	
	7.3.9	Break Data Mask Register B (BDMRB) (F-ZTAT Version Only)	129
	7.3.10	Break Bus Cycle Register B (BBRB)	130
	7.3.11	Break Control Register (BRCR)	
	7.3.12	Execution Times Break Register (BETR) (F-ZTAT Version Only)	
	7.3.13	Branch Source Register (BRSR) (F-ZTAT Version Only)	138
	7.3.14	Branch Destination Register (BRDR) (F-ZTAT Version Only)	139
7.4	Operati	on	
	7.4.1	Flow of the User Break Operation	140
	7.4.2	User Break on Instruction Fetch Cycle	141
	7.4.3	User Break on Data Access Cycle	
	7.4.4	Sequential Break	
	7.4.5	Value of Saved Program Counter	
	7.4.6	PC Trace	
	7.4.7	Usage Examples	
7.5	Usage N	Notes	150
Sect	ion 8 Da	ta Transfer Controller (DTC)	
8.1	Feature	s	153
8.2	Register	r Descriptions	155
	8.2.1	DTC Mode Register A (MRA)	156
	8.2.2	DTC Mode Register B (MRB)	157
	8.2.3	DTC Source Address Register (SAR)	159
	8.2.4	DTC Destination Address Register (DAR)	159
	8.2.5	DTC Transfer Count Register A (CRA)	160
	8.2.6	DTC Transfer Count Register B (CRB)	161
	8.2.7	DTC Enable Registers A to E (DTCERA to DTCERE)	162
	8.2.8	DTC Control Register (DTCCR)	163
	8.2.9	DTC Vector Base Register (DTCVBR)	165
	8.2.10	Bus Function Extending Register (BSCEHR)	165
8.3	Activat	ion Sources	

Table 4.4 Frequency Division Ratios Specifiable with FRQCR

PLL Multipli-	FRQCR Division Ratio Setting					Clock Ratio					Clock Frequency (MHz)*					
cation Ratio	lφ	Βφ	Ρφ	ΜΙφ	МΡφ	Ιφ	Βφ	Ρφ	ΜΙφ	МΡφ	Input Clock	lφ	Βφ	Ρφ	ΜIφ	МΡφ
×8	1/8	1/8	1/8	1/8	1/8	1	1	1	1	1	10	10	10	10	10	10
	1/4	1/8	1/8	1/8	1/8	2	1	1	1	1	•	20	10	10	10	10
	1/4	1/8	1/8	1/4	1/8	2	1	1	2	1	•	20	10	10	20	10
	1/4	1/4	1/8	1/8	1/8	2	2	1	1	1	•	20	20	10	10	10
	1/4	1/4	1/8	1/4	1/8	2	2	1	2	1	-	20	20	10	20	10
	1/4	1/4	1/8	1/4	1/4	2	2	1	2	2	-	20	20	10	20	20
	1/4	1/4	1/4	1/4	1/4	2	2	2	2	2	-	20	20	20	20	20
	1/3	1/3	1/3	1/3	1/3	8/3	8/3	8/3	8/3	8/3	-	26	26	26	26	26
	1/2	1/8	1/8	1/8	1/8	4	1	1	1	1	-	40	10	10	10	10
	1/2	1/8	1/8	1/4	1/8	4	1	1	2	1	-	40	10	10	20	10
	1/2	1/8	1/8	1/2	1/8	4	1	1	4	1	-	40	10	10	40	10
	1/2	1/4	1/8	1/8	1/8	4	2	1	1	1	-	40	20	10	10	10
	1/2	1/4	1/8	1/4	1/8	4	2	1	2	1	-	40	20	10	20	10
	1/2	1/4	1/8	1/4	1/4	4	2	1	2	2	-	40	20	10	20	20
	1/2	1/4	1/8	1/2	1/8	4	2	1	4	1	-	40	20	10	40	10
	1/2	1/4	1/8	1/2	1/4	4	2	1	4	2	-	40	20	10	40	20
	1/2	1/4	1/4	1/4	1/4	4	2	2	2	2		40	20	20	20	20
	1/2	1/4	1/4	1/2	1/4	4	2	2	4	2	-	40	20	20	40	20
	1/2	1/2	1/8	1/8	1/8	4	4	1	1	1	-	40	40	10	10	10
	1/2	1/2	1/8	1/4	1/8	4	4	1	2	1		40	40	10	20	10
	1/2	1/2	1/8	1/4	1/4	4	4	1	2	2	-	40	40	10	20	20
	1/2	1/2	1/8	1/2	1/8	4	4	1	4	1		40	40	10	40	10
	1/2	1/2	1/8	1/2	1/4	4	4	1	4	2	-	40	40	10	40	20
	1/2	1/2	1/8	1/2	1/2	4	4	1	4	4	-	40	40	10	40	40
	1/2	1/2	1/4	1/4	1/4	4	4	2	2	2	_	40	40	20	20	20
	1/2	1/2	1/4	1/2	1/4	4	4	2	4	2	_	40	40	20	40	20
	1/2	1/2	1/4	1/2	1/2	4	4	2	4	4		40	40	20	40	40

6.3.2 IRQ Control Register (IRQCR)

IRQCR is a 16-bit register that sets the input signal detection mode of the external interrupt input pins IRQ0 to IRQ3.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	IRQ31S	IRQ30S	IRQ21S	IRQ20S	IRQ11S	IRQ10S	IRQ01S	IRQ00S
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	IRQ31S	0	R/W	IRQ3 Sense Select
6	IRQ30S	0	R/W	Set the interrupt request detection mode for pin IRQ3.
				00: Interrupt request is detected at the low level of pin IRQ3
				01: Interrupt request is detected at the falling edge of pin IRQ3
				 Interrupt request is detected at the rising edge of pin IRQ3
				 Interrupt request is detected at both the falling and rising edges of pin IRQ3
5	IRQ21S	0	R/W	IRQ2 Sense Select
4	IRQ20S	0	R/W	Set the interrupt request detection mode for pin IRQ2.
				00: Interrupt request is detected at the low level of pin IRQ2
				01: Interrupt request is detected at the falling edge of pin IRQ2
				 Interrupt request is detected at the rising edge of pin IRQ2
				11: Interrupt request is detected at both the falling and rising edges of pin IRQ2

7.4 Operation

7.4.1 Flow of the User Break Operation

The flow from setting of break conditions to user break exception processing is described below:

- 1. The break addresses are set in the break address registers (BARA or BARB). The masked addresses are set in the break address mask registers (BAMRA or BAMRB). The break data is set in the break data register (BDRA or BDRB). The masked data is set in the break data mask register (BDMRA or BDMRB). The bus break conditions are set in the break bus cycle registers (BBRA or BBRB). Three groups of BBRA or BBRB (L bus cycle/I bus cycle select, instruction fetch/data access select, and read/write select) are each set. No user break will be generated if even one of these groups is set with B'00. The respective conditions are set in the bits of the break control register (BRCR). Make sure to set all registers related to breaks before setting BBRA or BBRB.
- 2. When the break conditions are satisfied, the UBC sends a user break interrupt request to the CPU and sets the L bus condition match flag (SCMFCA or SCMFCB) and the I bus condition match flag (SCMFDA or SCMFDB) for the appropriate channel.
- 3. The appropriate condition match flags (SCMFCA, SCMFDA, SCMFCB, and SCMFDB) can be used to check if the set conditions match or not. The matching of the conditions sets flags, but they are not reset. Before using them again, 0 must first be written to them and then reset flags.
- 4. There is a chance that matches of the break conditions set in channels A and B occur almost at the same time. In this case, there will be only one user break request to the CPU, but these two conditions match flags could be both set.
- 5. When selecting the I bus as the break condition, note the following:
 - The CPU and DTC are connected to the I bus. The UBC monitors bus cycles generated by all bus masters that are selected by the CPA2 to CPA0 bits in BBRA or the CPB2 to CPB0 bits in BBRB, and compares the conditions for a match.
 - I bus cycles (including read fill cycles) resulting from instruction fetches on the L bus by the CPU are defined as instruction fetch cycles on the I bus, while other bus cycles are defined as data access cycles.
 - The DTC only issue data access cycles for I bus cycles.
 - If a break condition is specified for the I bus, even when the condition matches in an I bus cycle resulting from an instruction executed by the CPU, at which instruction the user break is to be accepted cannot be clearly defined.



Figure 8.1 Block Diagram of DTC



Table 9.2 Address Map (Single-Chip Mode)

Address	Area	Memory Type	Capacity	Bus Width
H'00000000 to H'0003FFFF	On-chip ROM		256 kbytes	32 bits
H'00040000 to H'FFFF8FFF	Reserved			
H'FFFF9000 to H'FFFFAFFF	On-chip RAM		8 kbytes	32 bits
H'FFFFB000 to H'FFFFBFFF	Reserved			
H'FFFFC000 to H'FFFFFFF	On-chip peripheral modules		16 kbytes	8 or 16 bits
Note: Do not ad	ccess the reserved area	. If the reserved area is ac	cessed, the correct of	operation

Note: Do not access the reserved area. If the reserved area is accessed, the correct operation cannot be guaranteed. Only the on-chip ROM, on-chip RAM, and on-chip peripheral modules can be accessed; the other areas cannot be accessed.



Description

Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_4 Function	TIOC4B Pin Function
0	0	0	0	Output	Output retained*
			1	compare	Initial output is 0
				register	0 output at compare match
		1	0	-	Initial output is 0
					1 output at compare match
			1	-	Initial output is 0
					Toggle output at compare match
	1	0	0	Output retained Initial output is 1 0 output at compare match Initial output is 1	Output retained
I			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1	-	Initial output is 1
					Toggle output at compare match
1	х	0	0	Input capture	Input capture at rising edge
			1	register	Input capture at falling edge
		1	Х		Input capture at both edges
	d]				

Table 10.18 TIORH_4 (Channel 4)

[Legend]

x: Don't care

Note: * After power-on reset, 0 is output until TIOR is set.

Description

Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_4 Function	TIOC4A Pin Function
0	0	0	0	Output	Output retained*
			1	compare	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	х	0	0	Input capture	Input capture at rising edge
			1	register	Input capture at falling edge
		1	х	_	Input capture at both edges
	4]				

Table 10.26 TIORH_4 (Channel 4)

[Legend]

x: Don't care

Note: * After power-on reset, 0 is output until TIOR is set.

Bit	Bit Name	Initial Value	R/W	Description
2	CST2	0	R/W	Counter Start 2 to 0
1	CST1	0	R/W	These bits select operation or stoppage for TCNT.
0	CST0	0	R/W	If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value. 0: TCNT_2 to TCNT_0 count operation is stopped 1: TCNT_2 to TCNT_0 performs count operation

• TSTR_5

Bit :	7	6	5	4	3	2	1	0
	-	-	-	-	-	CSTU5	CSTV5	CSTW5
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W

Bit	Rit Name	Initial Value	R/W	Rescription
7 to 3	_	All 0	R	Reserved
		-		These bits are always read as 0. The write value should always be 0.
2	CSTU5	0	R/W	Counter Start U5
				Selects operation or stoppage for TCNTU_5.
				0: TCNTU_5 count operation is stopped
				1: TCNTU_5 performs count operation
1	CSTV5	0	R/W	Counter Start V5
				Selects operation or stoppage for TCNTV_5.
				0: TCNTV_5 count operation is stopped
				1: TCNTV_5 performs count operation
0	CSTW5	0	R/W	Counter Start W5
				Selects operation or stoppage for TCNTW_5.
				0: TCNTW_5 count operation is stopped
				1: TCNTW_5 performs count operation

10.3.31 Timer Dead Time Enable Register (TDER)

TDER is an 8-bit readable/writable register that controls dead time generation in complementary PWM mode. The MTU2 has one TDER in channel 3. TDER must be modified only while TCNT stops.



Bit	Bit Name	Initial Value	R/W	Description
7 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	TDER	1	R/(W)	Dead Time Enable
				Specifies whether to generate dead time.
				0: Does not generate dead time
				1: Generates dead time*
				[Clearing condition]
				• When 0 is written to TDER after reading TDER = 1

Note: * TDDR must be set to 1 or a larger value.

Figure 10.28 shows examples of PWM waveform output with 0% duty and 100% duty in PWM mode.



Figure 10.28 Example of PWM Mode Operation (3)

10.7.23 Notes on Output Waveform Control During Synchronous Counter Clearing in Complementary PWM Mode

In complementary PWM mode, when output waveform control during synchronous counter clearing is enabled (WRE in the TWCR register set to 1), the following problems may occur when condition (1) or condition (2), below, is satisfied.

- Dead time for the PWM output pins may be too short (or nonexistent).
- Active-level output from the PWM negative-phase pins may occur outside the correct activelevel output interval
- Condition (1): When synchronous clearing occurs in the PWM output dead time interval within initial output suppression interval (10) (figure 10.136).
- Condition (2): When synchronous clearing occurs within initial output suppression interval (10) or (11) and TGRB_3 \leq TDDR, TGRA_4 \leq TDDR, or TGRB_4 \leq TDDR is true (figure 10.137).



Figure 10.136 Condition (1) Synchronous Clearing Example

Section 16 Compare Match Timer (CMT)

This LSI has an on-chip compare match timer (CMT) consisting of a 2-channel 16-bit timer. The CMT has a16-bit counter, and can generate interrupts at set intervals.

16.1 Features

- Selection of four counter input clocks
 Any of four internal clocks (Pφ/8, Pφ/32, Pφ/128, and Pφ/512) can be selected independently for each channel.
- Interrupt request on compare match
- Module standby mode can be set.



Figure 16.1 shows a block diagram of CMT.

Figure 16.1 Block Diagram of CMT

17.1.9 IRQOUT Function Control Register (IFCR)

IFCR is a 16-bit readable/writable register that is used to control the IRQOUT pin output when it is selected as the multiplexed pin function by port E control register L4 (PECRL4). When PECRL4 selects another function, the IFCR setting does not affect the pin function.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	-	-	-	-	-	-	IRQ MD1	IRQ MD0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	IRQMD1	0	R/W	Port E IRQOUT Pin Function Select
0	IRQMD0	0	R/W	Select the IRQOUT pin function when bits 14 to 12 (PE15MD2 to PE15MD0) in PECRL4 are set to B'011.
				00: Interrupt request accept signal output
				01: Setting prohibited
				10: Interrupt request accept signal output
				11: Always high-level output



(3) Programming Execution

When flash memory is programmed, the programming destination address and programming data on the user MAT must be passed to the programming program in which the program data is downloaded.

1. The start address of the programming destination on the user MAT is set in general register R5 of the CPU. This parameter is called FMPAR (flash multipurpose address area parameter).

Since the program data is always in 128-byte units, the lower eight bits (MOA7 to MOA0) must be H'00 or H'80 as the boundary of the programming start address on the user MAT.

2. The program data for the user MAT must be prepared in the consecutive area. The program data must be in the consecutive space, which can be accessed by using the MOV.B instruction of the CPU, and is not the flash memory space.

When data to be programmed does not satisfy 128 bytes, the 128-byte program data must be prepared by embedding the dummy code (H'FF).

The start address of the area in which the prepared program data is stored must be set in general register R4. This parameter is called FMPDR (flash multipurpose data destination area parameter).

For details on the programming procedure, see section 19.5.2, User Program Mode.

(3.1) Flash multipurpose address area parameter (FMPAR: general register R5 of CPU)

This parameter indicates the start address of the programming destination on the user MAT.

When an address in an area other than the flash memory space is set, an error occurs.

The start address of the programming destination must be at the 128-byte boundary. If this boundary condition is not satisfied, an error occurs. The error occurrence is indicated by the WA bit (bit 1) in FPFR.

В	it: 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	MOA	31 MOA30	MOA29	MOA28	MOA27	MOA26	MOA25	MOA24	MOA23	MOA22	MOA21	MOA20	MOA19	MOA18	MOA17	MOA16
Initial value	e: -	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/V	V: R/V	/ R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
В	it: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MOA	15 MOA14	MOA13	MOA12	MOA11	MOA10	MOA9	MOA8	MOA7	MOA6	MOA5	MOA4	MOA3	MOA2	MOA1	MOA0
Initial value	e: -	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/V	V: R/V	/ R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Dit Nome	Initial	DAM	Description
Bit Name	value	R/W	Description
EE	Undefined	R/W	Erasure Execution Error Detect
			1 is returned to this bit when the user MAT could not be erased or when flash-memory related register settings are partially changed on returning from the user branch processing.
			If this bit is set to 1, there is a high possibility that the user MAT is partially erased. In this case, after removing the error factor, erase the user MAT.
			If FMATS is set to H'AA and the user boot MAT is selected, an error occurs when erasure is performed. In this case, both the user MAT and user boot MAT are not erased.
			Erasure of the user boot MAT must be executed in boot mode or programmer mode.
			0: Erasure has ended normally
			1: Erasure has ended abnormally (erasure result is not guaranteed)
FK	Undefined	R/W	Flash Key Register Error Detect
			Returns the check result of FKEY value before start of the erasing processing.
			0: FKEY setting is normal (FKEY = H'5A)
			1: FKEY setting is error (FKEY = value other than H'5A)
EB	Undefined	R/W	Erase Block Select Error Detect
			Returns the check result whether the specified erase- block number is in the block range of the user MAT.
			0: Setting of erase-block number is normal
			1: Setting of erase-block number is abnormal
_	Undefined	R/W	Unused
			Return 0.
SF	Undefined	R/W	Success/Fail
			Indicates whether the erasing processing has ended normally or not.
			0: Erasure has ended normally (no error)
			1: Erasure has ended abnormally (error occurs)
	Bit Name EE FK EB SF	Bit NameValueEEUndefinedFKUndefinedEBUndefinedUndefinedSFUndefined	Bit NameValueR/WEEUndefinedR/WFKUndefinedR/WEBUndefinedR/WUndefinedR/WSFUndefinedR/W

- Error response H'D0 (1 byte): Error response to 128-byte programming
 - ERROR (1 byte): Error code
 H'11: Sum-check error
 H'2A: Address error (the address is not within the range for the selected MAT)
 H'53: Programming error (programming failed because of an error in programming)

The specified address should be on a boundary corresponding to the unit of programming (programming size). For example, when programming 128 bytes of data, the lowest byte of the address should be either H'00 or H'80. When less than 128 bytes of data are to be programmed, the host should transmit the data after padding the vacant bytes with H'FF.

To terminate programming of a given MAT, send a 128-byte programming command with the address field H'FFFFFFF. This informs the boot program that all data for the selected MAT have been sent; the boot program then waits for the next programming/erasure selection command.

Command	H'50	Address for programming	SUM

- Command H'50 (1 byte): 128-byte programming

— Address for programming (4 bytes): Terminating code (H'FF, H'FF, H'FF, H'FF)

- SUM (1 byte): Checksum

Response

H'06

 Response H'06 (1 byte): Response to 128-byte programming This ACK code is returned on completion of the requested programming.

Error response H'D0 ERROR

- Error response H'D0 (1 byte): Error response to 128-byte programming

— ERROR (1 byte): Error code H'11: Sum-check error

H'53: Programming error

23.3 Register States in Each Operating Mode

Register Abbreviation	Power-on reset	Manual reset	Software Standby	Deep Software Standby	Module Standby	Sleep	Module
SCSMR 0	Initialized	Retained	Initialized	Initialized	Initialized	Retained	SCI
SCBRR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained	(Channel 0)
SCSCR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained	-
SCTDR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained	-
SCSSR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained	_
SCRDR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained	_
SCSDCR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained	_
SCSPTR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained	_
SCSMR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	SCI
SCBRR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	(Channel 1)
SCSCR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	_
SCTDR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCSSR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCRDR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCSDCR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	_
SCSPTR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	-
SCSMR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	SCI
SCBRR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	(Channel 2)
SCSCR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCTDR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	-
SCSSR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	-
SCRDR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	_
SCSDCR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	_
SCSPTR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
TCR_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained	MTU2
TCR_4	Initialized	Retained	Initialized	Initialized	Initialized	Retained	_
TMDR_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained	_
TMDR_4	Initialized	Retained	Initialized	Initialized	Initialized	Retained	_
TIORH_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained	

Appendix

A. Pin States

Pin initial states differ according to MCU operating modes. Refer to section 17, Pin Function Controller (PFC), for details.

Table A.1 Pin States (SH7146)

Pin Function		Pin State										
		Reset State		Р	ower-Down S							
Туре	Pin Name	Power-On	Manual	Deep Software Standby	Software Standby	Sleep	Oscillation Stop Detected	POE Function Used				
Clock	XTAL	0	0	L	L	0	0	0				
	EXTAL	I	I	Z	I	I	I	I				
System	RES	I	I	I	I	I	I	I				
control	MRES	Z	I	Z	Z	I	Z	I				
	WDTOVF	O* ²	0	0	0	0	0	0				
Operating	MD1	I	I	I	I	I	I	I				
mode control	ASEMD0	I * ³	 * ³	 * ³	 * ³	 * ³	I * ³	 * ³				
	FWE	I	I	I	I	I	I	I				
Interrupt	NMI	I	1	I	I	I	I	I				
	IRQ0 to IRQ3	z	1	Z	I	I	I	I				
	IRQOUT	Z	0	Z	Z	0	Z	0				
MTU2	TCLKA to TCLKD	Z	I	Z	Z	I	I	I				
	TIOC0A to TIOC0D	Z	I/O	Z	K* ¹	I/O	I/O	Z				
	TIOC1A, TIOC1B	Z	I/O	Z	K*1	I/O	I/O	I/O				
	TIOC2A, TIOC2B	Z	I/O	Z	K* ¹	I/O	I/O	I/O				
	TIOC3A, TIOC3C	Z	I/O	Z	K* ¹	I/O	I/O	I/O				
	TIOC3B, TIOC3D	Z	I/O	Z	Z	I/O	Z	Z				