

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	416
Number of Logic Elements/Cells	4160
Total RAM Bits	53248
Number of I/O	252
Number of Gates	263000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	356-LBGA
Supplier Device Package	356-BGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k100cb356c8

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# ...and More Features

- Low-power operation design
  - 1.8-V supply voltage (see Table 2)
  - Copper interconnect reduces power consumption
  - MultiVolt™ I/O support for 1.8-V, 2.5-V, and 3.3-V interfaces
  - ESBs offering programmable power-saving mode
- Flexible clock management circuitry with up to four phase-locked loops (PLLs)
  - Built-in low-skew clock tree
  - Up to eight global clock signals
  - ClockLock<sup>TM</sup> feature reducing clock delay and skew
  - ClockBoost<sup>TM</sup> feature providing clock multiplication and division
  - ClockShift<sup>™</sup> feature providing programmable clock phase and delay shifting
- Powerful I/O features
  - Compliant with peripheral component interconnect Special Interest Group (PCI SIG) *PCI Local Bus Specification*, *Revision 2.2* for 3.3-V operation at 33 or 66 MHz and 32 or 64 bits
  - Support for high-speed external memories, including DDR synchronous dynamic RAM (SDRAM) and ZBT static RAM (SRAM)
  - 16 input and 16 output LVDS channels
  - Direct connection from I/O pins to local interconnect providing fast  $t_{CO}$  and  $t_{SU}$  times for complex logic
  - MultiVolt I/O support for 1.8-V, 2.5-V, and 3.3-V interfaces
  - Programmable clamp to V<sub>CCIO</sub>
  - Individual tri-state output enable control for each pin
  - Programmable output slew-rate control to reduce switching noise
  - Support for advanced I/O standards, including low-voltage differential signaling (LVDS), LVPECL, PCI-X, AGP, CTT, SSTL-3 and SSTL-2, GTL+, and HSTL Class I
  - Supports hot-socketing operation
  - Pull-up on I/O pins before and during configuration

Table 2. APEX 20KC Supply Voltages				
Feature	Voltage			
Internal supply voltage (V <sub>CCINT</sub> )	1.8 V			
MultiVolt I/O interface voltage levels (V <sub>CCIO</sub> )	1.8 V, 2.5 V, 3.3 V, 5.0 V (1)			

#### Note:

(1) APEX 20KC devices can be 5.0-V tolerant by using an external resistor.

Table 4. APEX 20KC FineLine BGA Package Options & I/O Count       Notes (1), (2)							
Device	144 Pin	324 Pin	484 Pin	672 Pin	1,020 Pin		
EP20K100C	93	246					
EP20K200C			376	376			
EP20K400C				488 (3)			
EP20K600C				508 (3)	588		
EP20K1000C				508 (3)	708		
EP20K1500C					808		

#### *Notes to tables:*

- (1) I/O counts include dedicated input and clock pins.
- (1) A Counts include declared right and clock pins.
   (2) APEX 20KC device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), 1.27-mm pitch ball-grid array (BGA), and 1.00-mm pitch FineLine BGA packages.
   (3) This device uses a thermally enhanced package, which is taller than the regular package. Consult the *Altera Device*
- Package Information Data Sheet for detailed package size information.

Table 5. APEX 20KC QFP & BGA Package Sizes							
Feature	144-Pin TQFP	208-Pin PQFP	240-Pin PQFP	356-Pin BGA	652-Pin BGA		
Pitch (mm)	0.50	0.50	0.50	1.27	1.27		
Area (mm <sup>2</sup> )	484	924	1,218	1,225	2,025		
Length × Width (mm × mm)	22.0 × 22.0	30.4 × 30.4	34.9 × 34.9	35.0 × 35.0	45.0 × 45.0		

Table 6. APEX 20KC FineLine BGA Package Sizes							
Feature	144 Pin	324 Pin	484 Pin	672 Pin	1,020 Pin		
Pitch (mm)	1.00	1.00	1.00	1.00	1.00		
Area (mm <sup>2</sup> )	169	361	529	729	1,089		
Length × Width (mm × mm)	13 × 13	19 × 19	23 × 23	27 × 27	33 × 33		

Table 7. APEX 20KC Device Fea	Table 7. APEX 20KC Device Features (Part 2 of 2)				
Feature	APEX 20KC Devices				
I/O standard support	1.8-V, 2.5-V, 3.3-V, 5.0-V I/O 3.3-V PCI and PCI-X 3.3-V AGP CTT GTL+ LVCMOS LVTTL True-LVDS <sup>TM</sup> and LVPECL data pins (in EP20K400C and larger devices) LVDS and LVPECL clock pins (in all devices) LVDS and LVPECL data pins up to 156 Mbps (in all devices) HSTL Class I PCI-X SSTL-2 Class I and II SSTL-3 Class I and II				
Memory support	CAM Dual-port RAM FIFO RAM ROM				

All APEX 20KC devices are reconfigurable and are 100% tested prior to shipment. As a result, test vectors do not have to be generated for fault-coverage purposes. Instead, the designer can focus on simulation and design verification. In addition, the designer does not need to manage inventories of different application-specific integrated circuit (ASIC) designs; APEX 20KC devices can be configured on the board for the specific functionality required.

APEX 20KC devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers in-system programmability (ISP)-capable EPC16, EPC2, and EPC1 configuration devices, which configure APEX 20KC devices via a serial data stream. Moreover, APEX 20KC devices contain an optimized interface that permits microprocessors to configure APEX 20KC devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat APEX 20KC devices as memory and configure the device by writing to a virtual memory location, making reconfiguration easy.

The LAB-wide control signals can be generated from the LAB local interconnect, global signals, and dedicated clock pins. The inherent low skew of the FastTrack interconnect enables it to be used for clock distribution. Figure 4 shows the LAB control signal generation circuit.

Dedicated Clocks Global Signals Local Interconnect Local Interconnect Local Interconnect Interconnect LABCLR1 (1) **SYNCLOAD** LABCLKENA1 or LABCLKENA2 SYNCCLR LABCLK1 LABCLR2 (1) or LABCLK2 (2)

Figure 4. LAB Control Signal Generation

#### Notes:

- The LABCLR1 and LABCLR2 signals also control asynchronous load and asynchronous preset for LEs within the LAB.
- (2) The SYNCCLR signal can be generated by the local interconnect or global signals.


# **Logic Element**

The LE, the smallest unit of logic in the APEX 20KC architecture, is compact and provides efficient logic usage. Each LE contains a four-input LUT, which is a function generator that can quickly implement any function of four variables. In addition, each LE contains a programmable register and carry and cascade chains. Each LE drives the local interconnect, MegaLAB interconnect, and FastTrack interconnect routing structures. See Figure 5.


Register a1 LUT b1 Carry Chain LE1 a2 Register ► s2 LUT b2 Carry Chain LE2 Register LUT an b*n* Carry Chain LE*n* Register ➤ Carry-Out LUT Carry Chain LE*n* + 1


Figure 6. APEX 20KC Carry Chain

# Figure 8. APEX 20KC LE Operating Modes



#### **Arithmetic Mode**






#### Notes:

- (1) LEs in normal mode support register packing.
- (2) There are two LAB-wide clock enables per LAB.
- (3) When using the carry-in in normal mode, the packed register feature is unavailable.
- (4) A register feedback multiplexer is available on LE1 of each LAB.
- (5) The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for LEs other than the second LE in an LAB.
- (6) The LAB-wide synchronous clear and LAB wide synchronous load affect all registers in an LAB.

Figure 14. APEX 20KC Macrocell



For registered functions, each macrocell register can be programmed individually to implement D, T, JK, or SR operation with programmable clock control. The register can be bypassed for combinatorial operation. During design entry, the designer specifies the desired register type; the Quartus II software then selects the most efficient register operation for each registered function to optimize resource utilization. The Quartus II software or other synthesis tools can also select the most efficient register operation automatically when synthesizing HDL designs.

Each programmable register can be clocked by one of two ESB-wide clocks. The ESB-wide clocks can be generated from device dedicated clock pins, global signals, or local interconnect. Each clock also has an associated clock enable, generated from the local interconnect. The clock and clock enable signals are related for a particular ESB; any macrocell using a clock also uses the associated clock enable.

If both the rising and falling edges of a clock are used in an ESB, both ESB-wide clock signals are used.




Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two ESBs are used to support two simultaneous reads or writes.

The ESB can also use Altera megafunctions to implement dual-port RAM applications where both ports can read or write, as shown in Figure 19.




Figure 19. APEX 20KC ESB Implementing Dual-Port RAM

# Input/Output Clock Mode

The input/output clock mode contains two clocks. One clock controls all registers for inputs into the ESB: data input, WE, RE, read address, and write address. The other clock controls the ESB data output registers. The ESB also supports clock enable and asynchronous clear signals; these signals also control the reading and writing of registers independently. Input/output clock mode is commonly used for applications where the reads and writes occur at the same system frequency, but require different clock enable signals for the input and output registers. Figure 21 shows the ESB in input/output clock mode.





Figure 21. ESB in Input/Output Clock Mode Note (1)

#### Note:

(1) All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset.

Figure 23. APEX 20KC CAM Block Diagram



CAM can be used in any application requiring high-speed searches, such as networking, communications, data compression, and cache management.

The APEX 20KC on-chip CAM provides faster system performance than traditional discrete CAM. Integrating CAM and logic into the APEX 20KC device eliminates off-chip and on-chip delays, improving system performance.

When in CAM mode, the ESB implements 32-word, 32-bit CAM. Wider or deeper CAM can be implemented by combining multiple CAMs with some ancillary logic implemented in LEs. The Quartus II software combines ESBs and LEs automatically to create larger CAMs.

CAM supports writing "don't care" bits into words of the memory. The "don't care" bit can be used as a mask for CAM comparisons; any bit set to "don't care" has no effect on matches.

The output of the CAM can be encoded or unencoded. When encoded, the ESB outputs an encoded address of the data's location. For instance, if the data is located in address 12, the ESB output is 12. When unencoded, the ESB uses its 16 outputs to show the location of the data over two clock cycles. In this case, if the data is located in address 12, the 12th output line goes high. When using unencoded outputs, two clock cycles are required to read the output because a 16-bit output bus is used to show the status of 32 words.

The encoded output is better suited for designs that ensure duplicate data is not written into the CAM. If duplicate data is written into two locations, the CAM's output will be incorrect. If the CAM may contain duplicate data, the unencoded output is a better solution; CAM with unencoded outputs can distinguish multiple data locations.

CAM can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAM. When "don't care" bits are used, a third clock cycle is required.

### Clock Multiplication

The APEX 20KC ClockBoost circuit can multiply or divide clocks by a programmable number. The clock can be multiplied by  $m/(n \times k)$ , where m and k range from 2 to 160 and n ranges from 1 to 16. Clock multiplication and division can be used for time-domain multiplexing and other functions, which can reduce design LE requirements.

# Clock Phase & Delay Adjustment

The APEX 20KC ClockShift feature allows the clock phase and delay to be adjusted. The clock phase can be adjusted by 90° steps. The clock delay can be adjusted to increase or decrease the clock delay by an arbitrary amount, up to one clock period.

# LVDS Support

All APEX 20KC devices support differential LVDS buffers on the input and output clock signals that interface with external devices. This is controlled in the Quartus II software by assigning the clock pins with an LVDS I/O standard assignment.

Two high-speed PLLs are designed to support the LVDS interface. When using LVDS, the I/O clock runs at a slower rate than the data transfer rate. Thus, PLLs are used to multiply the I/O clock internally to capture the LVDS data. For example, an I/O clock may run at 105 MHz to support 840 Mbps LVDS data transfer. In this example, the PLL multiplies the incoming clock by eight to support the high-speed data transfer. You can use PLLs in EP20K400C and larger devices for high-speed LVDS interfacing.

# Lock Signals

The APEX 20KC ClockLock circuitry supports individual LOCK signals. The LOCK signal drives high when the ClockLock circuit has locked onto the input clock. The LOCK signals are optional for each ClockLock circuit; when not used, they are I/O pins.

Table 18. APEX 20KC Device Recommended Operating Conditions						
Symbol	Parameter	Conditions	Min	Max	Unit	
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(3), (4)	1.71 (1.71)	1.89 (1.89)	V	
V <sub>CCIO</sub>	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V	
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.375 (2.375)	2.625 (2.625)	V	
V <sub>I</sub>	Input voltage	(2), (5)	-0.5	4.1	V	
٧o	Output voltage		0	V <sub>CCIO</sub>	٧	
TJ	Junction temperature	For commercial use	0	85	°C	
		For industrial use	-40	100	°C	
t <sub>R</sub>	Input rise time (10% to 90%)			40	ns	
t <sub>F</sub>	Input fall time (90% to 10%)			40	ns	

Table 19. APEX 20KC Device DC Operating Conditions       Notes (6), (7)							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
I <sub>1</sub>	Input pin leakage current (8)	V <sub>I</sub> = 4.1 to -0.5 V	-10		10	μА	
I <sub>OZ</sub>	Tri-stated I/O pin leakage current (8)	$V_{O} = 4.1 \text{ to } -0.5 \text{ V}$	-10		10	μА	
I <sub>CC0</sub>	V <sub>CC</sub> supply current (standby) (All ESBs in power-down mode)	V <sub>I</sub> = ground, no load, no toggling inputs, -7 speed grade		10		mA	
		V <sub>I</sub> = ground, no load, no toggling inputs, -8, -9 speed grades		5		mA	
R <sub>CONF</sub>	Value of I/O pin pull-up	V <sub>CCIO</sub> = 3.0 V (9)	20		50	kΩ	
	resistor before and during	V <sub>CCIO</sub> = 2.375 V (9)	30		80	kΩ	
	configuration	V <sub>CCIO</sub> = 1.71 V (9)	60		150	kΩ	



DC Operating Specifications on APEX 20KC I/O standards are listed in Tables 21 to 36.

Table 20. APEX 20KC Device Capacitance Note (10)							
Symbol	Parameter	Conditions	Min	Max	Unit		
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		8	pF		
C <sub>INCLK</sub>	Input capacitance on dedicated clock pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF		
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		8	pF		

#### Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -0.5 V or overshoot to 4.6 V for input currents less than 100 mA and periods shorter than 20 ns.
- Numbers in parentheses are for industrial-temperature-range devices.
- Maximum  $V_{CC}$  rise time is 100 ms, and  $V_{CC}$  must rise monotonically. All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before  $V_{CCINT}$  and  $V_{CCIO}$  are
- Typical values are for  $T_A = 25^{\circ}$  C,  $V_{CCINT} = 1.8$  V, and  $V_{CCIO} = 1.8$  V, 2.5 V or 3.3 V.
- These values are specified under the APEX 20KC device recommended operating conditions, shown in Table 18 on
- This value is specified for normal device operation. The value may vary during power-up.
- (9) Pin pull-up resistance values will be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (10) Capacitance is sample-tested only.

Tables 21 through 36 list the DC operating specifications for the supported I/O standards. These tables list minimal specifications only; APEX 20KC devices may exceed these specifications.

Symbol	Parameter	Conditions	Minimum	Maximum	Units
V <sub>CCIO</sub>	Output supply voltage		3.0	3.6	V
V <sub>IH</sub>	High-level input voltage		2.0	V <sub>CCIO</sub> + 0.3	V
V <sub>IL</sub>	Low-level input voltage		-0.3	0.8	V
I <sub>I</sub>	Input pin leakage current	V <sub>IN</sub> = 0 V or 3.3 V	-10	10	μА
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -12 \text{ mA},$ $V_{CCIO} = 3.0 \text{ V } (1)$	2.4		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 12 mA, V <sub>CCIO</sub> = 3.0 V (2)		0.4	V

Table 30. SSTL-2 Class II Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units		
V <sub>CCIO</sub>	I/O supply voltage		2.375	2.5	2.625	V		
V <sub>TT</sub>	Termination voltage		V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04	V		
$V_{REF}$	Reference voltage		1.15	1.25	1.35	V		
V <sub>IH</sub>	High-level input voltage		V <sub>REF</sub> + 0.18		V <sub>CCIO</sub> + 0.3	V		
V <sub>IL</sub>	Low-level input voltage		-0.3		V <sub>REF</sub> – 0.18	V		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -15.2 mA (1)	V <sub>TT</sub> + 0.76			V		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 15.2 mA (2)			V <sub>TT</sub> – 0.76	V		

Table 31. SS	Table 31. SSTL-3 Class I Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units			
V <sub>CCIO</sub>	I/O supply voltage		3.0	3.3	3.6	V			
V <sub>TT</sub>	Termination voltage		V <sub>REF</sub> – 0.05	$V_{REF}$	V <sub>REF</sub> + 0.05	٧			
$V_{REF}$	Reference voltage		1.3	1.5	1.7	V			
V <sub>IH</sub>	High-level input voltage		V <sub>REF</sub> + 0.2		V <sub>CCIO</sub> + 0.3	V			
V <sub>IL</sub>	Low-level input voltage		-0.3		V <sub>REF</sub> – 0.2	V			
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -8 \text{ mA } (1)$	V <sub>TT</sub> + 0.6			V			
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8 mA (2)			V <sub>TT</sub> – 0.6	V			

Table 48. EP20k	Table 48. EP20K100C External Bidirectional Timing Parameters										
Symbol	-7 Speed Grade		-8 Speed Grade (2)		-9 Speed Grade (2)		Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>INSUBIDIR</sub>	1.9						ns				
t <sub>INHBIDIR</sub>	0.0						ns				
t <sub>OUTCOBIDIR</sub>	2.0	5.0					ns				
t <sub>XZBIDIR</sub>		7.1					ns				
t <sub>ZXBIDIR</sub>		7.1					ns				
t <sub>INSUBIDIRPLL</sub>	3.9						ns				
t <sub>INHBIDIRPLL</sub>	0.0						ns				
†OUTCOBIDIRPLL	0.5	2.1					ns				
t <sub>XZBIDIRPLL</sub>		4.2					ns				
t <sub>ZXBIDIRPLL</sub>		4.2					ns				

Table 49. EP20K200C f <sub>MAX</sub> LE Timing Parameters Note (1)											
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed	Unit					
	Min	Max	Min	Max	Min	Max					
$t_{SU}$	0.3						ns				
$t_H$	0.3						ns				
$t_{CO}$		0.3					ns				
t <sub>LUT</sub>		0.7					ns				

Table 54. EP20K200C External Bidirectional Timing Parameters											
Symbol	-7 Speed Grade		-8 Speed Grade (2)		-9 Speed	Grade (2)	Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>INSUBIDIR</sub>	2.0						ns				
t <sub>INHBIDIR</sub>	0.0						ns				
toutcobidir	2.0	5.0					ns				
t <sub>XZBIDIR</sub>		7.1					ns				
t <sub>ZXBIDIR</sub>		7.1					ns				
t <sub>INSUBIDIRPLL</sub>	3.9						ns				
t <sub>INHBIDIRPLL</sub>	0.0						ns				
t <sub>OUTCOBIDIRPLL</sub>	0.5	2.1					ns				
t <sub>XZBIDIRPLL</sub>		4.2					ns				
t <sub>ZXBIDIRPLL</sub>		4.2					ns				

Table 55. EP20K400C f <sub>MAX</sub> LE Timing Parameters Note (1)										
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed	Unit				
	Min	Max	Min	Max	Min	Max				
$t_{SU}$	0.3						ns			
t <sub>H</sub>	0.3						ns			
$t_{CO}$		0.3					ns			
$t_{LUT}$		0.6					ns			

Table 60. EP20K400C External Bidirectional Timing Parameters											
Symbol	-7 Speed Grade		-8 Speed Grade (2)		-9 Speed	Grade (2)	Unit				
	Min	Max	Min	Max	Min	Max	1				
t <sub>INSUBIDIR</sub>	2.4						ns				
t <sub>INHBIDIR</sub>	0.0						ns				
t <sub>OUTCOBIDIR</sub>	2.0	5.0					ns				
t <sub>XZBIDIR</sub>		7.1					ns				
t <sub>ZXBIDIR</sub>		7.1					ns				
t <sub>INSUBIDIRPLL</sub>	3.8						ns				
t <sub>INHBIDIRPLL</sub>	0.0						ns				
t <sub>OUTCOBIDIRPLL</sub>	0.5	2.1					ns				
t <sub>XZBIDIRPLL</sub>		4.2					ns				
t <sub>ZXBIDIRPLL</sub>		4.2					ns				

Table 61. EP20K600C f <sub>MAX</sub> LE Timing Parameters Note (1)										
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed	Unit				
	Min	Max	Min	Max	Min	Max				
$t_{SU}$	0.3						ns			
$t_H$	0.3						ns			
$t_{CO}$		0.3					ns			
t <sub>LUT</sub>		0.7					ns			

Table 62. EP20K600C f <sub>MAX</sub> ESB Timing Parameters   Note (1)										
Symbol	-7 Speed Grade		-8 Speed Grade (2)		-9 Speed	Unit				
	Min	Max	Min	Max	Min	Max				
t <sub>ESBARC</sub>		1.4					ns			
t <sub>ESBSRC</sub>		2.5					ns			
t <sub>ESBAWC</sub>		3.1					ns			
t <sub>ESBSWC</sub>		3.0					ns			
t <sub>ESBWASU</sub>	0.5						ns			
t <sub>ESBWAH</sub>	0.5						ns			
t <sub>ESBWDSU</sub>	0.6						ns			
t <sub>ESBWDH</sub>	0.5						ns			
t <sub>ESBRASU</sub>	1.4						ns			
t <sub>ESBRAH</sub>	0.0						ns			
t <sub>ESBWESU</sub>	2.3						ns			
t <sub>ESBDATASU</sub>	0.0						ns			
t <sub>ESBWADDRSU</sub>	0.2						ns			
t <sub>ESBRADDRSU</sub>	0.2						ns			
t <sub>ESBDATACO1</sub>		1.0					ns			
t <sub>ESBDATACO2</sub>		2.3					ns			
t <sub>ESBDD</sub>		2.7					ns			
$t_{PD}$		1.6					ns			
t <sub>PTERMSU</sub>	1.0						ns			
t <sub>PTERMCO</sub>		1.0					ns			

Table 63. EP20K600C f <sub>MAX</sub> Routing Delays Note (1)											
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed Grade (2)		Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>F1-4</sub>	0.2						ns				
t <sub>F5-20</sub>	0.9						ns				
t <sub>F20+</sub>	2.2						ns				

Table 72. EP20k	Table 72. EP20K1000C External Bidirectional Timing Parameters										
Symbol	-7 Speed Grade		-8 Speed Grade (2)		-9 Speed Grade (2)		Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>INSUBIDIR</sub>	2.4						ns				
t <sub>INHBIDIR</sub>	0.0						ns				
t <sub>OUTCOBIDIR</sub>	2.0	5.0					ns				
t <sub>XZBIDIR</sub>		7.1					ns				
t <sub>ZXBIDIR</sub>		7.1					ns				
t <sub>INSUBIDIRPLL</sub>	3.8						ns				
t <sub>INHBIDIRPLL</sub>	0.0						ns				
†OUTCOBIDIRPLL	0.5	2.1					ns				
t <sub>XZBIDIRPLL</sub>		4.2					ns				
t <sub>ZXBIDIRPLL</sub>		4.2					ns				

Table 73. EP20K1500C f <sub>MAX</sub> LE Timing Parameters Note (1)											
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed Grade (2)		Unit				
	Min	Max	Min	Max	Min	Max					
$t_{SU}$	0.3						ns				
t <sub>H</sub>	0.3						ns				
$t_{CO}$		0.3					ns				
t <sub>LUT</sub>		0.6					ns				

Table 78. EP20K1500C External Bidirectional Timing Parameters											
Symbol	-7 Speed Grade		-8 Speed	-8 Speed Grade (2)		Grade (2)	Unit				
	Min	Max	Min	Max	Min	Max	1				
t <sub>INSUBIDIR</sub>	2.6						ns				
t <sub>INHBIDIR</sub>	0.0						ns				
t <sub>OUTCOBIDIR</sub>	2.0	5.0					ns				
t <sub>XZBIDIR</sub>		7.1					ns				
t <sub>ZXBIDIR</sub>		7.1					ns				
t <sub>INSUBIDIRPLL</sub>	3.9						ns				
t <sub>INHBIDIRPLL</sub>	0.0						ns				
t <sub>OUTCOBIDIRPLL</sub>	0.5	2.1					ns				
t <sub>XZBIDIRPLL</sub>		4.2					ns				
tzxbidirpll		4.2					ns				

#### Notes to tables:

- (1) Timing information is preliminary. Final timing information will be released in a future version of this data sheet.(2) Timing information for these devices will be released in a future version of this data sheet.

Tables 79 and 80 show selectable I/O standard input and output delays for APEX 20KC devices. If you select an I/O standard input or output delay other than LVCMOS, add the delay for the selected speed grade to the LVCMOS value.