

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|------------------------------------------------------------|
| Product Status | Obsolete |
| Number of LABs/CLBs | 416 |
| Number of Logic Elements/Cells | 4160 |
| Total RAM Bits | 53248 |
| Number of I/O | 246 |
| Number of Gates | 263000 |
| Voltage - Supply | 2.375V ~ 2.625V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 324-BGA |
| Supplier Device Package | 324-FBGA (19x19) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep20k100cf324c7 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Advanced interconnect structure
 - Copper interconnect for high performance
 - Four-level hierarchical FastTrack® interconnect structure providing fast, predictable interconnect delays
 - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
 - Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
 - Interleaved local interconnect allows one LE to drive 29 other LEs through the fast local interconnect

Advanced software support

- Software design support and automatic place-and-route provided by the Altera® QuartusTM II development system for Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations
- Altera MegaCore[®] functions and Altera Megafunction Partners Program (AMPPSM) megafunctions optimized for APEX 20KC architecture available
- NativeLinkTM integration with popular synthesis, simulation, and timing analysis tools
- Quartus II SignalTap[®] embedded logic analyzer simplifies in-system design evaluation by giving access to internal nodes during device operation
- Supports popular revision-control software packages including PVCS, RCS, and SCCS

| Table 3. APEX 20KC QFP &BGA Package Options & I/O CountNotes (1), (2) | | | | | | | | |
|-----------------------------------------------------------------------|--------------|--------------|--------------|-------------|-------------|--|--|--|
| Device | 144-Pin TQFP | 208-Pin PQFP | 240-Pin PQFP | 356-Pin BGA | 652-Pin BGA | | | |
| EP20K100C | 92 | 151 | 183 | 246 | | | | |
| EP20K200C | | 136 | 168 | 271 | 376 | | | |
| EP20K400C | | | | | 488 | | | |
| EP20K600C | | | | | 488 | | | |
| EP20K1000C | | | | | 488 | | | |
| EP20K1500C | | | | | 488 | | | |

| Table 7. APEX 20KC Device Features (Part 2 of 2) | | | | | | |
|--------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|--|
| Feature | APEX 20KC Devices | | | | | |
| I/O standard support | 1.8-V, 2.5-V, 3.3-V, 5.0-V I/O 3.3-V PCI and PCI-X 3.3-V AGP CTT GTL+ LVCMOS LVTTL True-LVDS TM and LVPECL data pins (in EP20K400C and larger devices) LVDS and LVPECL clock pins (in all devices) LVDS and LVPECL data pins up to 156 Mbps (in all devices) HSTL Class I PCI-X SSTL-2 Class I and II SSTL-3 Class I and II | | | | | |
| Memory support | CAM Dual-port RAM FIFO RAM ROM | | | | | |

All APEX 20KC devices are reconfigurable and are 100% tested prior to shipment. As a result, test vectors do not have to be generated for fault-coverage purposes. Instead, the designer can focus on simulation and design verification. In addition, the designer does not need to manage inventories of different application-specific integrated circuit (ASIC) designs; APEX 20KC devices can be configured on the board for the specific functionality required.

APEX 20KC devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers in-system programmability (ISP)-capable EPC16, EPC2, and EPC1 configuration devices, which configure APEX 20KC devices via a serial data stream. Moreover, APEX 20KC devices contain an optimized interface that permits microprocessors to configure APEX 20KC devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat APEX 20KC devices as memory and configure the device by writing to a virtual memory location, making reconfiguration easy.

After an APEX 20KC device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20KC devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus II software provides NativeLink interfaces to other industry-standard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20KC devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20KC architecture.

Functional Description

APEX 20KC devices incorporate LUT-based logic, product-term-based logic, and memory into one device on an all-copper technology process. Signal interconnections within APEX 20KC devices (as well as to and from device pins) are provided by the FastTrack interconnect—a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack interconnect. Each IOE contains a bidirectional I/O buffer and a register that can be used as either an input or output register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. IOEs provide a variety of features, such as 3.3-V, 64-bit, 66-MHz PCI compliance; JTAG BST support; slew-rate control; and tri-state buffers. APEX 20KC devices offer enhanced I/O support, including support for 1.8-V I/O, 2.5-V I/O, LVCMOS, LVTTL, LVPECL, 3.3-V PCI, PCI-X, LVDS, GTL+, SSTL-2, SSTL-3, HSTL, CTT, and 3.3-V AGP I/O standards.

Figure 10. FastTrack Connection to Local Interconnect




Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.




Figure 11. Driving the FastTrack Interconnect

APEX 20KC devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRow™ interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. The FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K400C and larger devices, the FastRow interconnect drives the two MegaLAB structures in the top left corner and the two MegaLAB structures in the bottom right corner. On EP20K200C and smaller devices, FastRow interconnect drives the two MegaLAB structures on the top and the two MegaLAB structures on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLAB structures except the interconnect areas on the far left and far right of the MegaLAB structure. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.

Dedicated Clocks Global Signals MegaLAB Interconnect 65 🕹 9 32 Macrocell Inputs (1 to 16) To Row From CLK[1..0] and Column Adjacent LAB Interconnect ENA[1..0] CLRN[1..0] Local Interconnect

Figure 13. Product-Term Logic in ESB

Macrocells

APEX 20KC macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform De Morgan's inversion for more efficient implementation of wide OR functions. The Quartus II Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20KC macrocell.




Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two ESBs are used to support two simultaneous reads or writes.

The ESB can also use Altera megafunctions to implement dual-port RAM applications where both ports can read or write, as shown in Figure 19.




Figure 19. APEX 20KC ESB Implementing Dual-Port RAM

Single-Port Mode

The APEX 20KC ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.

Dedicated Inputs & Global Signals Dedicated Clocks RAM/ROM 128 × 16 256 × 8 512 × 4 data[] 1,024 × 2 D To MegaLAB, 2,048 × 1 ENA FastTrack & Data Out Local Interconnect ENA address[] Address ENA wren Write Enable outclken inc/ken D Write ENA Pulse inclock Generator outclock

Figure 22. ESB in Single-Port Mode Note (1)

Note:


(1) All registers can be asynchronously cleared by ESB local interconnect signals, global signals, or the chip-wide reset.

Content-Addressable Memory

In APEX 20KC devices, the ESB can implement CAM. CAM can be thought of as the inverse of RAM. When read, RAM outputs the data for a given address. Conversely, CAM outputs an address for a given data word. For example, if the data FA12 is stored in address 14, the CAM outputs 14 when FA12 is driven into it.

CAM is used for high-speed search operations. When searching for data within a RAM block, the search is performed serially. Thus, finding a particular data word can take many cycles. CAM searches all addresses in parallel and outputs the address storing a particular word. When a match is found, a match flag is set high. Figure 23 shows the CAM block diagram.

Figure 23. APEX 20KC CAM Block Diagram



CAM can be used in any application requiring high-speed searches, such as networking, communications, data compression, and cache management.

The APEX 20KC on-chip CAM provides faster system performance than traditional discrete CAM. Integrating CAM and logic into the APEX 20KC device eliminates off-chip and on-chip delays, improving system performance.

When in CAM mode, the ESB implements 32-word, 32-bit CAM. Wider or deeper CAM can be implemented by combining multiple CAMs with some ancillary logic implemented in LEs. The Quartus II software combines ESBs and LEs automatically to create larger CAMs.

CAM supports writing "don't care" bits into words of the memory. The "don't care" bit can be used as a mask for CAM comparisons; any bit set to "don't care" has no effect on matches.

The output of the CAM can be encoded or unencoded. When encoded, the ESB outputs an encoded address of the data's location. For instance, if the data is located in address 12, the ESB output is 12. When unencoded, the ESB uses its 16 outputs to show the location of the data over two clock cycles. In this case, if the data is located in address 12, the 12th output line goes high. When using unencoded outputs, two clock cycles are required to read the output because a 16-bit output bus is used to show the status of 32 words.

The encoded output is better suited for designs that ensure duplicate data is not written into the CAM. If duplicate data is written into two locations, the CAM's output will be incorrect. If the CAM may contain duplicate data, the unencoded output is a better solution; CAM with unencoded outputs can distinguish multiple data locations.

CAM can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAM. When "don't care" bits are used, a third clock cycle is required.

Open-drain output pins on APEX 20KC devices (with a series resistor and a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V_{IH} of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor.

ClockLock & ClockBoost Features

APEX 20KC devices support the ClockLock and ClockBoost clock management features, which are implemented with PLLs. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by sharing resources within the device. The ClockBoost circuitry allows the designer to distribute a low-speed clock and multiply that clock on-device. APEX 20KC devices include a high-speed clock tree; unlike ASICs, the user does not have to design and optimize the clock tree. The ClockLock and ClockBoost features work in conjunction with the APEX 20KC device's high-speed clock to provide significant improvements in system performance and bandwidth. APEX 20KC devices in -7 and -8 speed grades include the ClockLock feature.

The ClockLock and ClockBoost features in APEX 20KC devices are enabled through the Quartus II software. External devices are not required to use these features.

APEX 20KC ClockLock Feature

APEX 20KC devices include up to four PLLs, which can be used independently. Two PLLs are designed for either general-purpose use or LVDS use (on devices that support LVDS I/O pins). The remaining two PLLs are designed for general-purpose use. The EP20K100C and EP20K200C devices have two PLLs; the EP20K400C and larger devices have four PLLs.

The following sections describe some of the features offered by the APEX 20KC PLLs.

External PLL Feedback

The ClockLock circuit's output can be driven off-chip to clock other devices in the system; further, the feedback loop of the PLL can be routed off-chip. This feature allows the designer to exercise fine control over the I/O interface between the APEX 20KC device and another high-speed device, such as SDRAM.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All APEX 20KC devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. APEX 20KC devices can also use the JTAG port for configuration with the Quartus II software or with hardware using either Jam Files (.jam) or Jam Byte-Code Files (.jbc). Finally, APEX 20KC devices use the JTAG port to monitor the logic operation of the device with the SignalTap embedded logic analyzer. APEX 20KC devices support the JTAG instructions shown in Table 13.


| Table 13. APEX 20K | C JTAG Instructions |
|---------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| JTAG Instruction | Description |
| SAMPLE/PRELOAD | Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap embedded logic analyzer. |
| EXTEST | Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins. |
| BYPASS | Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation. |
| USERCODE | Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO. |
| IDCODE | Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO. |
| ICR Instructions | Used when configuring an APEX 20KC device via the JTAG port with a MasterBlaster TM or ByteBlasterMV TM download cable, or when using a Jam File or Jam Byte-Code File via an embedded processor. |
| SignalTap Instructions | Monitors internal device operation with the SignalTap embedded logic analyzer. |

Generic Testing

Each APEX 20KC device is functionally tested. Complete testing of each configurable SRAM bit and all logic functionality ensures 100% yield. AC test measurements for APEX 20KC devices are made under conditions equivalent to those shown in Figure 31. Multiple test patterns can be used to configure devices during all stages of the production flow. AC test criteria include:

- Power supply transients can affect ACmeasurements.
- Simultaneous transitions of multiple outputs should be avoided for accurate measurement.
- Threshold tests must not be performed under AC conditions.
- Large-amplitude, fast-ground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result.

Figure 31. APEX 20KC AC Test Conditions



Operating Conditions

Tables 17 through 20 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.8-V APEX 20KC devices.

| Table 17. APEX 20KC Device Absolute Maximum Ratings Note (1) | | | | | | | |
|-----------------------------------------------------------------|----------------------------|------------------------------------------------|------|-----|------|--|--|
| Symbol | Parameter | Conditions | Min | Max | Unit | | |
| V _{CCINT} | Supply voltage | With respect to ground (2) | -0.5 | 2.5 | V | | |
| V _{CCIO} | | | -0.5 | 4.6 | V | | |
| V _I | DC input voltage | | -0.5 | 4.6 | V | | |
| I _{OUT} | DC output current, per pin | | -25 | 25 | mA | | |
| T _{STG} | Storage temperature | No bias | -65 | 150 | °C | | |
| T _{AMB} | Ambient temperature | Under bias | -65 | 135 | °C | | |
| TJ | Junction temperature | PQFP, RQFP, TQFP, and BGA packages, under bias | | 135 | °C | | |
| | | Ceramic PGA packages, under bias | | 150 | °C | | |

| Table 36. CT | T I/O Specifications | | | | | |
|---------------------------------------|------------------------------------------------------|--------------------------------------------|------------------------|---------|------------------------|-------|
| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Units |
| V _{CCIO} | I/O supply voltage | | 3.0 | 3.3 | 3.6 | V |
| V _{TT} /V _{REF} (3) | Termination and reference voltage | | 1.35 | 1.5 | 1.65 | V |
| V _{IH} | High-level input voltage | | V _{REF} + 0.2 | | | V |
| V _{IL} | Low-level input voltage | | | | V _{REF} – 0.2 | V |
| I ₁ | Input pin leakage current | 0 < V _{IN} < V _{CCIO} | -10 | | 10 | μΑ |
| V _{OH} | High-level output voltage | $I_{OH} = -8 \text{ mA } (1)$ | V _{REF} + 0.4 | | | V |
| V _{OL} | Low-level output voltage | I _{OL} = 8 mA (2) | | | V _{REF} – 0.4 | V |
| Io | Output leakage current (when output is high Z) | GND ≤ V _{OUT} ≤ V _{CCIO} | -10 | | 10 | μΑ |

Notes to tables:

- The I_{OH} parameter refers to high-level output current.
 The I_{OL} parameter refers to low-level output current. This parameter applies to open-drain pins as well as output pins.
 (3) V_{REF} specifies center point of switching range.

Figure 32 shows the output drive characteristics of APEX 20KC devices.




Figure 34. Synchronous Bidirectional Pin External Timing

Notes:

- (1) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin. Use the "Output Enable Routing = Single-Pin" option in the Quartus II software to set the output enable register.
- (2) Use the "Decrease Input Delay to Internal Cells = OFF" option in the Quartus II software to set the LAB-adjacent input register. This maintains a zero hold time for LAB-adjacent registers while giving a fast, position-independent setup time. Set "Decrease Input Delay to Internal Cells = ON" and move the input register farther away from the bidirectional pin for a faster setup time with zero hold time. The exact position where zero hold occurs with the minimum setup time varies with device density and speed grade.

Tables 37 to 39 describes the f_{MAX} timing parameters shown in Figure 33. Table 40 describes the functional timing parameters.

| Table 37. APEX 20KC f _{MAX} LE Timing Parameters | | | | | |
|-----------------------------------------------------------|-------------------------------------|--|--|--|--|
| Symbol | Parameter | | | | |
| t_{SU} | LE register setup time before clock | | | | |
| t_H | LE register hold time before clock | | | | |
| t_{CO} | LE register clock-to-output delay | | | | |
| t_{CO} t_{LUT} | LUT delay for data-in to data-out | | | | |

| Table 50. EP20K200C f _{MAX} ESB Timing Parameters Note (1) | | | | | | | | | |
|---------------------------------------------------------------------|---------|---------|----------|------------------|----------|------------------|------|--|--|
| Symbol | -7 Spee | d Grade | -8 Speed | Grade (2) | -9 Speed | Grade (2) | Unit | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t _{ESBARC} | | 1.4 | | | | | ns | | |
| t _{ESBSRC} | | 2.5 | | | | | ns | | |
| t _{ESBAWC} | | 3.1 | | | | | ns | | |
| t _{ESBSWC} | | 3.0 | | | | | ns | | |
| t _{ESBWASU} | 0.5 | | | | | | ns | | |
| t _{ESBWAH} | 0.5 | | | | | | ns | | |
| t _{ESBWDSU} | 0.6 | | | | | | ns | | |
| t _{ESBWDH} | 0.5 | | | | | | ns | | |
| t _{ESBRASU} | 1.4 | | | | | | ns | | |
| t _{ESBRAH} | 0.0 | | | | | | ns | | |
| t _{ESBWESU} | 2.3 | | | | | | ns | | |
| t _{ESBDATASU} | 0.0 | | | | | | ns | | |
| t _{ESBWADDRSU} | 0.2 | | | | | | ns | | |
| t _{ESBRADDRSU} | 0.2 | | | | | | ns | | |
| t _{ESBDATACO1} | | 1.0 | | | | | ns | | |
| t _{ESBDATACO2} | | 2.3 | | | | | ns | | |
| t _{ESBDD} | | 2.7 | | | | | ns | | |
| t _{PD} | | 1.6 | | | | | ns | | |
| t _{PTERMSU} | 1.0 | | | | | | ns | | |
| t _{PTERMCO} | | 1.0 | | | | | ns | | |

| Table 51. EP20K20 | OC f _{MAX} Routi | ing Delays | Note (1) | | | | |
|--------------------|---------------------------|------------|--------------------|-----|--------------------|-----|------|
| Symbol | -7 Speed Grade | | -8 Speed Grade (2) | | -9 Speed Grade (2) | | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t _{F1-4} | 0.2 | | | | | | ns |
| t _{F5-20} | 0.9 | | | | | | ns |
| t _{F20+} | 1.0 | | | | | | ns |

| Table 56. EP20K40 | Table 56. EP20K400C f _{MAX} ESB Timing Parameters Note (1) | | | | | | | | |
|-------------------------|---------------------------------------------------------------------|---------|----------|-----------|----------|-----------|------|--|--|
| Symbol | -7 Spee | d Grade | -8 Speed | Grade (2) | -9 Speed | Grade (2) | Unit | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t _{ESBARC} | | 1.3 | | | | | ns | | |
| t _{ESBSRC} | | 2.3 | | | | | ns | | |
| t _{ESBAWC} | | 2.9 | | | | | ns | | |
| t _{ESBSWC} | | 2.7 | | | | | ns | | |
| t _{ESBWASU} | 0.4 | | | | | | ns | | |
| t _{ESBWAH} | 0.4 | | | | | | ns | | |
| t _{ESBWDSU} | 0.6 | | | | | | ns | | |
| t _{ESBWDH} | 0.4 | | | | | | ns | | |
| t _{ESBRASU} | 1.3 | | | | | | ns | | |
| t _{ESBRAH} | 0.0 | | | | | | ns | | |
| t _{ESBWESU} | 2.0 | | | | | | ns | | |
| t _{ESBDATASU} | 0.0 | | | | | | ns | | |
| t _{ESBWADDRSU} | 0.1 | | | | | | ns | | |
| t _{ESBRADDRSU} | 0.1 | | | | | | ns | | |
| t _{ESBDATACO1} | | 1.0 | | | | | ns | | |
| t _{ESBDATACO2} | | 2.0 | | | | | ns | | |
| t _{ESBDD} | | 2.4 | | | | | ns | | |
| t _{PD} | | 1.4 | | | | | ns | | |
| t _{PTERMSU} | 0.9 | | | | | | ns | | |
| t _{PTERMCO} | | 1.0 | | | | | ns | | |

| Table 57. EP20K400 | OC f _{MAX} Routi | ng Delays | Note (1) | | | | |
|--------------------|---------------------------|-----------|--------------------|-----|--------------------|-----|------|
| Symbol | -7 Speed Grade | | -8 Speed Grade (2) | | -9 Speed Grade (2) | | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t _{F1-4} | 0.2 | | | | | | ns |
| t _{F5-20} | 0.9 | | | | | | ns |
| t _{F20+} | 2.2 | | | | | | ns |

| Symbol | -7 Spee | d Grade | -8 Speed | -8 Speed Grade (2) | | Grade (2) | Unit |
|--------------------|---------|---------|----------|--------------------|-----|------------------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{CH} | 2.0 | | | | | | ns |
| t_{CL} | 2.0 | | | | | | ns |
| t _{CLRP} | 0.2 | | | | | | ns |
| t _{PREP} | 0.2 | | | | | | ns |
| t _{ESBCH} | 2.0 | | | | | | ns |
| t _{ESBCL} | 2.0 | | | | | | ns |
| t _{ESBWP} | 1.0 | | | | | | ns |
| t _{ESBRP} | 0.8 | | | | | | ns |

| Table 59. EP20K400C External Timing Parameters | | | | | | | |
|------------------------------------------------|----------------|-----|--------------------|-----|--------------------|-----|------|
| Symbol | -7 Speed Grade | | -8 Speed Grade (2) | | -9 Speed Grade (2) | | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t _{INSU} | 2.1 | | | | | | ns |
| t _{INH} | 0.0 | | | | | | ns |
| t _{оитсо} | 2.0 | 5.0 | | | | | ns |
| t _{INSUPLL} | 3.2 | | | | | | ns |
| t _{INHPLL} | 0.0 | | | | | | ns |
| †OUTCOPLL | 0.5 | 2.1 | | | | | ns |

| Table 66. EP20K600C External Bidirectional Timing Parameters | | | | | | | |
|--------------------------------------------------------------|----------------|-----|--------------------|-----|--------------------|-----|------|
| Symbol | -7 Speed Grade | | -8 Speed Grade (2) | | -9 Speed Grade (2) | | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t _{INSUBIDIR} | 2.4 | | | | | | ns |
| t _{INHBIDIR} | 0.0 | | | | | | ns |
| toutcobidir | 2.0 | 5.0 | | | | | ns |
| t _{XZBIDIR} | | 7.1 | | | | | ns |
| t _{ZXBIDIR} | | 7.1 | | | | | ns |
| t _{INSUBIDIRPLL} | 3.9 | | | | | | ns |
| t _{INHBIDIRPLL} | 0.0 | | | | | | ns |
| t _{OUTCOBIDIRPLL} | 0.5 | 2.1 | | | | | ns |
| t _{XZBIDIRPLL} | | 4.2 | | | | | ns |
| tzxbidirpll | | 4.2 | | | | | ns |

| Table 67. EP20K1000C f _{MAX} LE Timing Parameters Note (1) | | | | | | | | |
|---------------------------------------------------------------------|----------------|-----|--------------------|-----|--------------------|-----|------|--|
| Symbol | -7 Speed Grade | | -8 Speed Grade (2) | | -9 Speed Grade (2) | | Unit | |
| | Min | Max | Min | Max | Min | Max | | |
| t_{SU} | 0.3 | | | | | | ns | |
| t_H | 0.3 | | | | | | ns | |
| t_{CO} | | 0.3 | | | | | ns | |
| t _{LUT} | | 0.6 | | | | | ns | |

| Symbol | -7 Speed Grade | | -8 Speed Grade (2) | | -9 Speed Grade (2) | | Unit |
|--------------------|----------------|-----|--------------------|-----|--------------------|-----|------|
| | Min | Max | Min | Max | Min | Max | - |
| t _{CH} | 2.0 | | | | | | ns |
| t_{CL} | 2.0 | | | | | | ns |
| t _{CLRP} | 0.2 | | | | | | ns |
| t _{PREP} | 0.2 | | | | | | ns |
| t _{ESBCH} | 2.0 | | | | | | ns |
| t _{ESBCL} | 2.0 | | | | | | ns |
| t _{ESBWP} | 1.0 | | | | | | ns |
| t _{ESBRP} | 0.8 | | | | | | ns |

| Table 71. EP20K1000C External Timing Parameters | | | | | | | | |
|-------------------------------------------------|----------------|-----|--------------------|-----|--------------------|-----|------|--|
| Symbol | -7 Speed Grade | | -8 Speed Grade (2) | | -9 Speed Grade (2) | | Unit | |
| | Min | Max | Min | Max | Min | Max | | |
| t _{INSU} | 2.1 | | | | | | ns | |
| t _{INH} | 0.0 | | | | | | ns | |
| t _{оитсо} | 2.0 | 5.0 | | | | | ns | |
| t _{INSUPLL} | 3.2 | | | | | | ns | |
| t _{INHPLL} | 0.0 | | | | | | ns | |
| toutcopll | 0.5 | 2.1 | | | | | ns | |

Multiple APEX 20KC devices can be configured in any of five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device.

| Table 81. Data Sources for Configuration | | | | | |
|------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|
| Configuration Scheme | Data Source | | | | |
| Configuration device | EPC16, EPC2, or EPC1 configuration device | | | | |
| Passive serial (PS) | MasterBlaster or ByteBlasterMV download cable or serial data source | | | | |
| Passive parallel asynchronous (PPA) | Parallel data source | | | | |
| Passive parallel synchronous (PPS) | Parallel data source | | | | |
| JTAG | MasterBlaster or ByteBlasterMV download cable or a microprocessor with a Jam Standard Test and Programming Language (STAPL) or JBC File | | | | |



For more information on configuration, see *Application Note 116* (*Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices.*)

Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information.

Revision History

The information contained in the *APEX 20KC Programmable Logic Device Data Sheet* version 1.1 supersedes information published in pervious versions.

The following changes were made to the *APEX 20KC Programmable Logic Device Data Sheet* version 1.1: updated maximum user I/O pins in Table 1.