



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	416
Number of Logic Elements/Cells	4160
Total RAM Bits	53248
Number of I/O	246
Number of Gates	263000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	324-BGA
Supplier Device Package	324-FBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k100cf324c8

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

General Description

Similar to APEX 20K and APEX 20KE devices, APEX 20KC devices offer the MultiCore architecture, which combines the strengths of LUT-based and product-term-based devices with an enhanced memory structure. LUT-based logic provides optimized performance and efficiency for datapath, register-intensive, mathematical, or digital signal processing (DSP) designs. Product-term-based logic is optimized for complex combinatorial paths, such as complex state machines. LUT- and product-term-based logic combined with memory functions and a wide variety of MegaCore and AMPP functions make the APEX 20KC architecture uniquely suited for SOPC designs. Applications historically requiring a combination of LUT-, product-term-, and memory-based devices can now be integrated into one APEX 20KC device.

APEX 20KC devices include additional features such as enhanced I/O standard support, CAM, additional global clocks, and enhanced ClockLock clock circuitry. Table 7 shows the features included in APEX 20KC devices.

Table 7. APEX 20KC Device Features (Part 1 of 2)							
Feature	APEX 20KC Devices						
MultiCore system integration	Full support						
Hot-socketing support	Full support						
SignalTap logic analysis	Full support						
32-/64-bit, 33-MHz PCI	Full compliance						
32-/64-bit, 66-MHz PCI	Full compliance in -7 speed grade						
MultiVolt I/O	1.8-V, 2.5-V, or 3.3-V V _{CCIO} V _{CCIO} selected bank by bank 5.0-V tolerant with use of external resistor						
ClockLock support	Clock delay reduction m/(n × v) clock multiplication Drive ClockLock output off-chip External clock feedback ClockShift circuitry LVDS support Up to four PLLs ClockShift, clock phase adjustment						
Dedicated clock and input pins	Eight						

After an APEX 20KC device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20KC devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus II software provides NativeLink interfaces to other industry-standard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20KC devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20KC architecture.

Functional Description

APEX 20KC devices incorporate LUT-based logic, product-term-based logic, and memory into one device on an all-copper technology process. Signal interconnections within APEX 20KC devices (as well as to and from device pins) are provided by the FastTrack interconnect—a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack interconnect. Each IOE contains a bidirectional I/O buffer and a register that can be used as either an input or output register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. IOEs provide a variety of features, such as 3.3-V, 64-bit, 66-MHz PCI compliance; JTAG BST support; slew-rate control; and tri-state buffers. APEX 20KC devices offer enhanced I/O support, including support for 1.8-V I/O, 2.5-V I/O, LVCMOS, LVTTL, LVPECL, 3.3-V PCI, PCI-X, LVDS, GTL+, SSTL-2, SSTL-3, HSTL, CTT, and 3.3-V AGP I/O standards.

Figure 10. FastTrack Connection to Local Interconnect




Figure 12. APEX 20KC FastRow Interconnect




Table 8 summarizes how various elements of the APEX 20KC architecture drive each other.

Dedicated Clocks Global Signals MegaLAB Interconnect 65 🕹 9 32 Macrocell Inputs (1 to 16) To Row From CLK[1..0] and Column Adjacent LAB Interconnect ENA[1..0] CLRN[1..0] Local Interconnect

Figure 13. Product-Term Logic in ESB

Macrocells

APEX 20KC macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform De Morgan's inversion for more efficient implementation of wide OR functions. The Quartus II Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20KC macrocell.

Input/Output Clock Mode

The input/output clock mode contains two clocks. One clock controls all registers for inputs into the ESB: data input, WE, RE, read address, and write address. The other clock controls the ESB data output registers. The ESB also supports clock enable and asynchronous clear signals; these signals also control the reading and writing of registers independently. Input/output clock mode is commonly used for applications where the reads and writes occur at the same system frequency, but require different clock enable signals for the input and output registers. Figure 21 shows the ESB in input/output clock mode.





Figure 21. ESB in Input/Output Clock Mode Note (1)

Note:

(1) All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset.

Figure 23. APEX 20KC CAM Block Diagram



CAM can be used in any application requiring high-speed searches, such as networking, communications, data compression, and cache management.

The APEX 20KC on-chip CAM provides faster system performance than traditional discrete CAM. Integrating CAM and logic into the APEX 20KC device eliminates off-chip and on-chip delays, improving system performance.

When in CAM mode, the ESB implements 32-word, 32-bit CAM. Wider or deeper CAM can be implemented by combining multiple CAMs with some ancillary logic implemented in LEs. The Quartus II software combines ESBs and LEs automatically to create larger CAMs.

CAM supports writing "don't care" bits into words of the memory. The "don't care" bit can be used as a mask for CAM comparisons; any bit set to "don't care" has no effect on matches.

The output of the CAM can be encoded or unencoded. When encoded, the ESB outputs an encoded address of the data's location. For instance, if the data is located in address 12, the ESB output is 12. When unencoded, the ESB uses its 16 outputs to show the location of the data over two clock cycles. In this case, if the data is located in address 12, the 12th output line goes high. When using unencoded outputs, two clock cycles are required to read the output because a 16-bit output bus is used to show the status of 32 words.

The encoded output is better suited for designs that ensure duplicate data is not written into the CAM. If duplicate data is written into two locations, the CAM's output will be incorrect. If the CAM may contain duplicate data, the unencoded output is a better solution; CAM with unencoded outputs can distinguish multiple data locations.

CAM can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAM. When "don't care" bits are used, a third clock cycle is required.

Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

Programmable Speed/Power Control

APEX 20KC ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo BitTM option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.


Designers can program each ESB in the APEX 20KC device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.

I/O Structure

The APEX 20KC IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins.

APEX 20KC devices include an enhanced IOE, which drives the FastRow interconnect. The FastRow interconnect connects a column I/O pin directly to the LAB local interconnect within two MegaLAB structures. This feature provides fast setup times for pins that drive high fan-outs with complex logic, such as PCI designs. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The APEX 20KC IOE also includes direct support for open-drain operation, giving faster clock-to-output for open-drain signals. Some programmable delays in the APEX 20KC IOE offer multiple levels of delay to fine-tune setup and hold time requirements. The Quartus II Compiler sets these delays by default to minimize setup time while providing a zero hold time.

Figure 28. APEX 20KC I/O Banks



Notes:

- (1) Any I/O pin within two pads of the LVDS pins can only be used as an input to maintain an acceptable noise level on the V_{CCIO} plane. No output pin can be placed within two pads of LVDS pins unless separated by a power or ground pin. Use the **Show Pads** view in the Quartus II software's Floor Plan Editor to locate these pads. The Quartus II software will give an error message for illegal output or bidirectional pin placement next to the LVDS pin.
- (2) If the LVDS input and output blocks are not used for LVDS, they can support all of the I/O standards and can be used as input, output, or bidirectional pins with $V_{\rm CCIO}$ set to 3.3 V, 2.5 V, or 1.8 V.

Power Sequencing & Hot Socketing

Because APEX 20KC devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the V_{CCIO} and V_{CCINT} power supplies may be powered in any order.

Open-drain output pins on APEX 20KC devices (with a series resistor and a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V_{IH} of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor.

ClockLock & ClockBoost Features

APEX 20KC devices support the ClockLock and ClockBoost clock management features, which are implemented with PLLs. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by sharing resources within the device. The ClockBoost circuitry allows the designer to distribute a low-speed clock and multiply that clock on-device. APEX 20KC devices include a high-speed clock tree; unlike ASICs, the user does not have to design and optimize the clock tree. The ClockLock and ClockBoost features work in conjunction with the APEX 20KC device's high-speed clock to provide significant improvements in system performance and bandwidth. APEX 20KC devices in -7 and -8 speed grades include the ClockLock feature.

The ClockLock and ClockBoost features in APEX 20KC devices are enabled through the Quartus II software. External devices are not required to use these features.

APEX 20KC ClockLock Feature

APEX 20KC devices include up to four PLLs, which can be used independently. Two PLLs are designed for either general-purpose use or LVDS use (on devices that support LVDS I/O pins). The remaining two PLLs are designed for general-purpose use. The EP20K100C and EP20K200C devices have two PLLs; the EP20K400C and larger devices have four PLLs.

The following sections describe some of the features offered by the APEX 20KC PLLs.

External PLL Feedback

The ClockLock circuit's output can be driven off-chip to clock other devices in the system; further, the feedback loop of the PLL can be routed off-chip. This feature allows the designer to exercise fine control over the I/O interface between the APEX 20KC device and another high-speed device, such as SDRAM.

Tables 11 and 12 summarize the ClockLock and ClockBoost parameters for APEX 20KC devices.

Table 11. APEX 20KC ClockLock & ClockBoost Parameters Note (1)									
Symbol	Parameter	Condition	Min	Тур	Max	Unit			
t_R	Input rise time				5	ns			
t _F	Input fall time				5	ns			
t _{INDUTY}	Input duty cycle		40		60	%			
t _{INJITTER}	Input jitter peak-to-peak				2% of input period	%			
t _{OUTJITTER}	RMS jitter on ClockLock or ClockBoost-generated clock				0.35% of output period	%			
<i>t</i> OUTDUTY	Duty cycle for ClockLock or ClockBoost-generated clock		45		55	%			
t _{LOCK} (2), (3)	Time required for ClockLock or ClockBoost to acquire lock				40	μS			

Table 12. Al	Table 12. APEX 20KC Clock Input & Output Parameters (Part 1 of 2) Note (1)										
Symbol	Parameter	I/O Standard	-7 Spee	d Grade	-8 Spee	d Grade	Units				
			Min	Max	Min	Max					
f _{VCO} (4)	Voltage controlled oscillator operating range		200	500	200	500	MHz				
f _{CLOCK0}	Clock0 PLL output frequency for internal use		1.5	335	1.5	200	MHz				
f _{CLOCK1}	Clock1 PLL output frequency for internal use		20	335	20	200	MHz				
f _{CLOCK0_EXT}	Output clock frequency for	3.3-V LVTTL	(5)	(5)	(5)	(5)	MHz				
	external clock0 output	2.5-V LVTTL	(5)	(5)	(5)	(5)	MHz				
		1.8-V LVTTL	(5)	(5)	(5)	(5)	MHz				
		GTL+	(5)	(5)	(5)	(5)	MHz				
		SSTL-2 Class I	(5)	(5)	(5)	(5)	MHz				
		SSTL-2 Class II	(5)	(5)	(5)	(5)	MHz				
		SSTL-3 Class I	(5)	(5)	(5)	(5)	MHz				
		SSTL-3 Class II	(5)	(5)	(5)	(5)	MHz				
		LVDS	(5)	(5)	(5)	(5)	MHz				

Table 24. 1.8-V I/O Specifications									
Symbol	Parameter	Conditions	Minimum	Maximum	Units				
V _{CCIO}	Output supply voltage		1.7	1.9	V				
V _{IH}	High-level input voltage		0.65 × V _{CCIO}	V _{CCIO} + 0.3	V				
V _{IL}	Low-level input voltage			0.35 × V _{CCIO}	V				
I _I	Input pin leakage current	V _{IN} = 0 V or 3.3 V	-10	10	μΑ				
V _{OH}	High-level output voltage	$I_{OH} = -2 \text{ mA } (1)$	V _{CCIO} - 0.45		V				
V _{OL}	Low-level output voltage	I _{OL} = 2 mA (2)		0.45	V				

Table 25. 3.3	Table 25. 3.3-V PCI Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units				
V _{CCIO}	I/O supply voltage		3.0	3.3	3.6	V				
V _{IH}	High-level input voltage		0.5 × V _{CCIO}		V _{CCIO} + 0.5	V				
V _{IL}	Low-level input voltage		-0.5		0.3 × V _{CCIO}	V				
I ₁	Input pin leakage current	0 < V _{IN} < V _{CCIO}	-10		10	μΑ				
V _{OH}	High-level output voltage	I _{OUT} = -500 μA	0.9 × V _{CCIO}			V				
V _{OL}	Low-level output voltage	I _{OUT} = 1,500 μA			0.1 × V _{CCIO}	V				




Figure 32. Output Drive Characteristics of APEX 20KC Devices

Timing Model

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Figure 33 shows the $f_{M\!A\!X}$ timing model for APEX 20KC devices.

Figure 33. f_{MAX} Timing Model LE ^tsu Routing Delay $^{t}_{H}$ ^t F1—4 ^tco ^t F5—20 ^t LUT t F20+ ESB ^tESBARC ESBSRC ^tESBAWC ^tESBSWC ^tESBWASU ESBWDSU ^tESBSRASU ^tESBWESU ^tESBDATASU ^tESBWADDRSU ^t.ESBRADDRSU ^tESBDATACO1 ^tESBDATACO2 ^tESBDD ^tPD

Figure 34 shows the timing model for bidirectional I/O pin timing.

^tPTERMSU ^tPTERMCO

Table 50. EP20K200C f _{MAX} ESB Timing Parameters Note (1)									
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed	Grade (2)	Unit		
	Min	Max	Min	Max	Min	Max			
t _{ESBARC}		1.4					ns		
t _{ESBSRC}		2.5					ns		
t _{ESBAWC}		3.1					ns		
t _{ESBSWC}		3.0					ns		
t _{ESBWASU}	0.5						ns		
t _{ESBWAH}	0.5						ns		
t _{ESBWDSU}	0.6						ns		
t _{ESBWDH}	0.5						ns		
t _{ESBRASU}	1.4						ns		
t _{ESBRAH}	0.0						ns		
t _{ESBWESU}	2.3						ns		
t _{ESBDATASU}	0.0						ns		
t _{ESBWADDRSU}	0.2						ns		
t _{ESBRADDRSU}	0.2						ns		
t _{ESBDATACO1}		1.0					ns		
t _{ESBDATACO2}		2.3					ns		
t _{ESBDD}		2.7					ns		
t _{PD}		1.6					ns		
t _{PTERMSU}	1.0						ns		
t _{PTERMCO}		1.0					ns		

Table 51. EP20K200C f _{MAX} Routing Delays Note (1)									
Symbol	-7 Speed Grade		-8 Speed Grade (2)		-9 Speed Grade (2)		Unit		
	Min	Max	Min	Max	Min	Max			
t _{F1-4}	0.2						ns		
t _{F5-20}	0.9						ns		
t _{F20+}	1.0						ns		

Table 56. EP20K400C f _{MAX} ESB Timing Parameters Note (1)									
Symbol	-7 Speed Grade		-8 Speed	Grade (2)	-9 Speed Grade (2)		Unit		
	Min	Max	Min	Max	Min	Max			
t _{ESBARC}		1.3					ns		
t _{ESBSRC}		2.3					ns		
t _{ESBAWC}		2.9					ns		
t _{ESBSWC}		2.7					ns		
t _{ESBWASU}	0.4						ns		
t _{ESBWAH}	0.4						ns		
t _{ESBWDSU}	0.6						ns		
t _{ESBWDH}	0.4						ns		
t _{ESBRASU}	1.3						ns		
t _{ESBRAH}	0.0						ns		
t _{ESBWESU}	2.0						ns		
t _{ESBDATASU}	0.0						ns		
t _{ESBWADDRSU}	0.1						ns		
t _{ESBRADDRSU}	0.1						ns		
t _{ESBDATACO1}		1.0					ns		
t _{ESBDATACO2}		2.0					ns		
t _{ESBDD}		2.4					ns		
t _{PD}		1.4					ns		
t _{PTERMSU}	0.9						ns		
t _{PTERMCO}		1.0					ns		

Table 57. EP20K400C f _{MAX} Routing Delays Note (1)									
Symbol	-7 Speed Grade		-8 Speed	-8 Speed Grade (2)		-9 Speed Grade (2)			
	Min	Max	Min	Max	Min	Max			
t _{F1-4}	0.2						ns		
t _{F5-20}	0.9						ns		
t _{F20+}	2.2						ns		

Table 64. EP20K600C Minimum Pulse Width Timing Parameters Note (1)									
Symbol	-7 Speed Grade		-8 Speed Grade (2)		-9 Speed Grade (2)		Unit		
	Min	Max	Min	Max	Min	Max			
t _{CH}	2.3						ns		
t_{CL}	2.3						ns		
t _{CLRP}	0.2						ns		
t _{PREP}	0.2						ns		
t _{ESBCH}	2.3						ns		
t _{ESBCL}	2.3						ns		
t _{ESBWP}	1.1						ns		
t _{ESBRP}	0.9						ns		

Table 65. EP20K600C External Timing Parameters									
Symbol	ymbol -7 Speed		-8 Speed	-8 Speed Grade (2)		-9 Speed Grade (2)			
	Min	Max	Min	Max	Min	Max			
t _{INSU}	2.2						ns		
t _{INH}	0.0						ns		
tоитсо	2.0	5.0					ns		
t _{INSUPLL}	3.3						ns		
t _{INHPLL}	0.0						ns		
†OUTCOPLL	0.5	2.1					ns		

Table 76. EP20K1500C Minimum Pulse Width Timing Parameters Note (1)							
Symbol	-7 Speed Grade		-8 Speed Grade (2)		-9 Speed Grade (2)		Unit
	Min	Max	Min	Max	Min	Max	
t _{CH}	2.0						ns
t _{CL}	2.0						ns
t _{CLRP}	0.2						ns
t _{PREP}	0.2						ns
t _{ESBCH}	2.0						ns
t _{ESBCL}	2.0						ns
t _{ESBWP}	1.0						ns
t _{ESBRP}	0.8						ns

Table 77. EP20K1500C External Timing Parameters							
Symbol	-7 Speed Grade		-8 Speed Grade (2)		-9 Speed Grade (2)		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSU}	2.1						ns
t _{INH}	0.0						ns
t _{оитсо}	2.0	5.0					ns
t _{INSUPLL}	3.2						ns
t _{INHPLL}	0.0						ns
t _{OUTCOPLL}	0.5	2.1					ns

Table 79. Selectable I/O Standard Input Delays								
Symbol	-7 Speed Grade		-8 Speed Grade (1)		-9 Speed Grade (1)		Unit	
	Min	Max	Min	Max	Min	Max	Min	
LVCMOS		0.0					ns	
LVTTL		0.0					ns	
2.5 V		0.1					ns	
1.8 V		0.5					ns	
PCI		0.4					ns	
GTL+		-0.3					ns	
SSTL-3 Class I		-0.4					ns	
SSTL-3 Class II		-0.4					ns	
SSTL-2 Class I		-0.3					ns	
SSTL-2 Class II		-0.3					ns	
LVDS		-0.2					ns	
СТТ		-0.3					ns	
AGP		0.0					ns	

Table 80. Selectable I/O Standard Output Delays							
Symbol	-7 Speed Grade		-8 Speed Grade (1)		-9 Speed Grade (1)		Unit
	Min	Max	Min	Max	Min	Max	Min
LVCMOS		0.0					ns
LVTTL		0.0					ns
2.5 V		0.5					ns
1.8 V		1.7					ns
PCI		-0.2					ns
GTL+		-0.4					ns
SSTL-3 Class I		-0.1					ns
SSTL-3 Class II		-0.6					ns
SSTL-2 Class I		0.0					ns
SSTL-2 Class II		-0.4					ns
LVDS		-0.8					ns
CTT		-0.2					ns
AGP		-0.4					ns

Note to tables:

 $(1) \quad \text{Timing information will be released in a future version of this data sheet.}$

Multiple APEX 20KC devices can be configured in any of five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device.

Table 81. Data Sources for Configuration				
Configuration Scheme	Data Source			
Configuration device	EPC16, EPC2, or EPC1 configuration device			
Passive serial (PS)	MasterBlaster or ByteBlasterMV download cable or serial data source			
Passive parallel asynchronous (PPA)	Parallel data source			
Passive parallel synchronous (PPS)	Parallel data source			
JTAG	MasterBlaster or ByteBlasterMV download cable or a microprocessor with a Jam Standard Test and Programming Language (STAPL) or JBC File			



For more information on configuration, see *Application Note 116* (*Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices.*)

Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information.

Revision History

The information contained in the *APEX 20KC Programmable Logic Device Data Sheet* version 1.1 supersedes information published in pervious versions.

The following changes were made to the *APEX 20KC Programmable Logic Device Data Sheet* version 1.1: updated maximum user I/O pins in Table 1.