

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	416
Number of Logic Elements/Cells	4160
Total RAM Bits	53248
Number of I/O	246
Number of Gates	263000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	324-BGA
Supplier Device Package	324-FBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k100cf324c8es

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

LE Operating Modes

The APEX 20KC LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode

Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. Figure 8 shows the LE operating modes.

The counter mode uses two 3-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading, and another AND gate provides synchronous clearing. If the cascade function is used by an LE in counter mode, the synchronous clear or load overrides any signal carried on the cascade chain. The synchronous clear overrides the synchronous load. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

Clear & Preset Logic Control

Logic for the register's clear and preset signals is controlled by LAB-wide signals. The LE directly supports an asynchronous clear function. The Quartus II Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset or to emulate simultaneous preset and clear or asynchronous load. However, this technique uses three additional LEs per register. All emulation is performed automatically when the design is compiled. Registers that emulate simultaneous preset and load will enter an unknown state upon power-up or when the chip-wide reset is asserted.

In addition to the two clear and preset modes, APEX 20KC devices provide a chip-wide reset pin (DEV_CLRn) that resets all registers in the device. Use of this pin is controlled through an option in the Quartus II software that is set before compilation. The chip-wide reset overrides all other control signals. Registers using an asynchronous preset are preset when the chip-wide reset is asserted; this effect results from the inversion technique used to implement the asynchronous preset.

FastTrack Interconnect

In the APEX 20KC architecture, connections between LEs, ESBs, and I/O pins are provided by the FastTrack interconnect. The FastTrack interconnect is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack interconnect consists of row and column interconnect channels that span the entire device. The row interconnect routes signals throughout a row of MegaLAB structures; the column interconnect routes signals throughout a column of MegaLAB structures. When using the row and column interconnect, an LE, IOE, or ESB can drive any other LE, IOE, or ESB in a device. See Figure 9.

Figure 10. FastTrack Connection to Local Interconnect




Figure 12. APEX 20KC FastRow Interconnect




Table 8 summarizes how various elements of the APEX 20KC architecture drive each other.

Source	Destination										
	Row I/O Pin	Column I/O Pin	LE	ESB	Local Interconnect	MegaLAB Interconnect	Row FastTrack Interconnect	Column FastTrack Interconnect	FastRow Interconnect		
Row I/O pin					✓	✓	✓	✓			
Column I/O pin					✓			✓	✓		
LE					✓	✓	✓	✓			
ESB					✓	✓	✓	✓			
Local interconnect	✓	✓	✓	✓							
MegaLAB interconnect					✓						
Row FastTrack interconnect						√		√			
Column FastTrack interconnect						✓	√				
FastRow interconnect					✓						

Product-Term Logic

The product-term portion of the MultiCore architecture is implemented with the ESB. The ESB can be configured to act as a block of macrocells on an ESB-by-ESB basis. Each ESB is fed by 32 inputs from the adjacent local interconnect; therefore, it can be driven by the MegaLAB interconnect or the adjacent LAB. Also, nine ESB macrocells feed back into the ESB through the local interconnect for higher performance. Dedicated clock pins, global signals, and additional inputs from the local interconnect drive the ESB control signals.

In product-term mode, each ESB contains 16 macrocells. Each macrocell consists of two product terms and a programmable register. Figure 13 shows the ESB in product-term mode.

Single-Port Mode

The APEX 20KC ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.

Dedicated Inputs & Global Signals Dedicated Clocks RAM/ROM 128 × 16 256 × 8 512 × 4 data[] 1,024 × 2 D To MegaLAB, 2,048 × 1 ENA FastTrack & Data Out Local Interconnect ENA address[] Address ENA wren Write Enable outclken inc/ken D Write ENA Pulse inclock Generator outclock

Figure 22. ESB in Single-Port Mode Note (1)

Note:

(1) All registers can be asynchronously cleared by ESB local interconnect signals, global signals, or the chip-wide reset.

Content-Addressable Memory

In APEX 20KC devices, the ESB can implement CAM. CAM can be thought of as the inverse of RAM. When read, RAM outputs the data for a given address. Conversely, CAM outputs an address for a given data word. For example, if the data FA12 is stored in address 14, the CAM outputs 14 when FA12 is driven into it.

CAM is used for high-speed search operations. When searching for data within a RAM block, the search is performed serially. Thus, finding a particular data word can take many cycles. CAM searches all addresses in parallel and outputs the address storing a particular word. When a match is found, a match flag is set high. Figure 23 shows the CAM block diagram.

Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

Programmable Speed/Power Control

APEX 20KC ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo BitTM option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.

Designers can program each ESB in the APEX 20KC device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.

I/O Structure

The APEX 20KC IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins.

APEX 20KC devices include an enhanced IOE, which drives the FastRow interconnect. The FastRow interconnect connects a column I/O pin directly to the LAB local interconnect within two MegaLAB structures. This feature provides fast setup times for pins that drive high fan-outs with complex logic, such as PCI designs. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The APEX 20KC IOE also includes direct support for open-drain operation, giving faster clock-to-output for open-drain signals. Some programmable delays in the APEX 20KC IOE offer multiple levels of delay to fine-tune setup and hold time requirements. The Quartus II Compiler sets these delays by default to minimize setup time while providing a zero hold time.

The Quartus II Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Because the APEX 20KC IOE offers one output enable per pin, the Quartus II Compiler can emulate open-drain operation efficiently.

The APEX 20KC IOE includes programmable delays that can be activated to ensure zero hold times, minimum clock-to-output times, input IOE register-to-core register transfers, or core-to-output IOE register transfers. A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay.

Table 9 describes the APEX 20KC programmable delays and their logic options in the Quartus II software.

Table 9. APEX 20KC Programmable Delay Chains							
Programmable Delay Quartus II Logic Option							
Input pin to core delay Decrease input delay to inte							
Input pin to input register delay	Decrease input delay to input registers						
Core to output register delay	Decrease input delay to output register						
Output register t _{CO} delay Increase delay to output pin							
Clock enable delay	Increase clock enable delay						

The Quartus II Compiler can program these delays automatically to minimize setup time while providing a zero hold time.

The register in the APEX 20KC IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, an asynchronous preset can control the register. This feature is useful for cases where the APEX 20KC device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up.

Figure 25 shows how fast bidirectional I/O pins are implemented in APEX 20KC devices. This feature is useful for cases where the APEX 20KC device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up.

Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. Figure 26 shows how a row IOE connects to the interconnect.





Figure 26. Row IOE Connection to the Interconnect

Figure 27 shows how a column IOE connects to the interconnect.


Figure 27. Column IOE Connection to the Interconnect



Dedicated Fast I/O Pins

APEX 20KC devices incorporate an enhancement to support bidirectional pins with high internal fan-out such as PCI control signals. These pins are called dedicated fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fan-out logic signal distribution. They also can drive out. The dedicated fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed.

Figure 28. APEX 20KC I/O Banks



Notes:

- (1) Any I/O pin within two pads of the LVDS pins can only be used as an input to maintain an acceptable noise level on the V_{CCIO} plane. No output pin can be placed within two pads of LVDS pins unless separated by a power or ground pin. Use the **Show Pads** view in the Quartus II software's Floor Plan Editor to locate these pads. The Quartus II software will give an error message for illegal output or bidirectional pin placement next to the LVDS pin.
- (2) If the LVDS input and output blocks are not used for LVDS, they can support all of the I/O standards and can be used as input, output, or bidirectional pins with $V_{\rm CCIO}$ set to 3.3 V, 2.5 V, or 1.8 V.

Power Sequencing & Hot Socketing

Because APEX 20KC devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the V_{CCIO} and V_{CCINT} power supplies may be powered in any order.

Table 24. 1.	8-V I/O Specifications				
Symbol	Parameter	Conditions	Minimum	Maximum	Units
V _{CCIO}	Output supply voltage		1.7	1.9	V
V _{IH}	High-level input voltage		0.65 × V _{CCIO}	V _{CCIO} + 0.3	V
V _{IL}	Low-level input voltage			0.35 × V _{CCIO}	V
I _I	Input pin leakage current	V _{IN} = 0 V or 3.3 V	-10	10	μΑ
V _{OH}	High-level output voltage	$I_{OH} = -2 \text{ mA } (1)$	V _{CCIO} - 0.45		V
V _{OL}	Low-level output voltage	I _{OL} = 2 mA (2)		0.45	V

Table 25. 3.3	3-V PCI Specifications					
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V _{CCIO}	I/O supply voltage		3.0	3.3	3.6	V
V _{IH}	High-level input voltage		0.5 × V _{CCIO}		V _{CCIO} + 0.5	V
V _{IL}	Low-level input voltage		-0.5		0.3 × V _{CCIO}	V
I ₁	Input pin leakage current	0 < V _{IN} < V _{CCIO}	-10		10	μΑ
V _{OH}	High-level output voltage	I _{OUT} = -500 μA	0.9 × V _{CCIO}			V
V _{OL}	Low-level output voltage	I _{OUT} = 1,500 μA			0.1 × V _{CCIO}	V




Figure 32. Output Drive Characteristics of APEX 20KC Devices

Timing Model

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.




Figure 34. Synchronous Bidirectional Pin External Timing

Notes:

- (1) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin. Use the "Output Enable Routing = Single-Pin" option in the Quartus II software to set the output enable register.
- (2) Use the "Decrease Input Delay to Internal Cells = OFF" option in the Quartus II software to set the LAB-adjacent input register. This maintains a zero hold time for LAB-adjacent registers while giving a fast, position-independent setup time. Set "Decrease Input Delay to Internal Cells = ON" and move the input register farther away from the bidirectional pin for a faster setup time with zero hold time. The exact position where zero hold occurs with the minimum setup time varies with device density and speed grade.

Tables 37 to 39 describes the f_{MAX} timing parameters shown in Figure 33. Table 40 describes the functional timing parameters.

Table 37. APEX 20KC f _{MAX} LE Timing Parameters						
Symbol	Parameter					
t_{SU}	LE register setup time before clock					
t_H	LE register hold time before clock					
t_{CO}	LE register clock-to-output delay					
t_{CO} t_{LUT}	LUT delay for data-in to data-out					

Table 45. EP20K100C f _{MAX} Routing Delays Note (1)									
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed	Unit			
	Min	Max	Min	Max	Min	Max			
t _{F1-4}	0.2						ns		
t _{F5-20}	0.9						ns		
t _{F20+}	1.0						ns		

Table 46. EP20K100C Minimum Pulse Width Timing Parameters Note (1)										
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed	Grade (2)	Unit			
	Min	Max	Min	Max	Min	Max				
t _{CH}	2.3						ns			
t_{CL}	2.3						ns			
t _{CLRP}	0.2						ns			
t _{PREP}	0.2						ns			
t _{ESBCH}	2.3						ns			
t _{ESBCL}	2.3						ns			
t _{ESBWP}	1.1						ns			
t _{ESBRP}	0.9						ns			

Table 47. EP20K100C External Timing Parameters											
Symbol	-7 Spee	ed Grade	-8 Speed Grade (2)		-9 Speed Grade (2)		Unit				
	Min	Max	Min	Max	Min	Max					
t _{INSU}	2.0						ns				
t _{INH}	0.0						ns				
tоитсо	2.0	5.0					ns				
t _{INSUPLL}	3.3						ns				
t _{INHPLL}	0.0						ns				
tOUTCOPLL	0.5	2.1					ns				

Symbol	-7 Spee	-7 Speed Grade		-8 Speed Grade (2)		-9 Speed Grade (2)	
	Min	Max	Min	Max	Min	Max	1
t _{CH}	2.2						ns
t_{CL}	2.3						ns
t _{CLRP}	0.2						ns
t _{PREP}	0.2						ns
t _{ESBCH}	2.3						ns
t _{ESBCL}	2.3						ns
t _{ESBWP}	1.1						ns
t _{ESBRP}	0.9						ns

Table 53. EP20K200C External Timing Parameters										
Symbol	-7 Spee	ed Grade	-8 Speed	Grade (2)	-9 Speed	Unit				
	Min	Max	Min	Max	Min	Max				
t _{INSU}	2.0						ns			
t _{INH}	0.0						ns			
tоитсо	2.0	5.0					ns			
t _{INSUPLL}	3.3						ns			
t _{INHPLL}	0.0						ns			
†OUTCOPLL	0.5	2.1					ns			

Table 56. EP20K400C f_{MAX} ESB Timing Parameters Note (1)									
Symbol	-7 Speed Grade		-8 Speed	-8 Speed Grade (2)		-9 Speed Grade (2)			
	Min	Max	Min	Max	Min	Max			
t _{ESBARC}		1.3					ns		
t _{ESBSRC}		2.3					ns		
t _{ESBAWC}		2.9					ns		
t _{ESBSWC}		2.7					ns		
t _{ESBWASU}	0.4						ns		
t _{ESBWAH}	0.4						ns		
t _{ESBWDSU}	0.6						ns		
t _{ESBWDH}	0.4						ns		
t _{ESBRASU}	1.3						ns		
t _{ESBRAH}	0.0						ns		
t _{ESBWESU}	2.0						ns		
t _{ESBDATASU}	0.0						ns		
t _{ESBWADDRSU}	0.1						ns		
t _{ESBRADDRSU}	0.1						ns		
t _{ESBDATACO1}		1.0					ns		
t _{ESBDATACO2}		2.0					ns		
t _{ESBDD}		2.4					ns		
t _{PD}		1.4					ns		
t _{PTERMSU}	0.9						ns		
t _{PTERMCO}		1.0					ns		

Table 57. EP20K400C f _{MAX} Routing Delays Note (1)									
Symbol	-7 Spee	d Grade	-8 Speed	ed Grade (2) -9 Spee		Grade (2)	Unit		
	Min	Max	Min	Max	Min	Max			
t _{F1-4}	0.2						ns		
t _{F5-20}	0.9						ns		
t _{F20+}	2.2						ns		

Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed	Grade (2)	Unit
	Min	Max	Min	Max	Min	Max	
t _{CH}	2.0						ns
t_{CL}	2.0						ns
t _{CLRP}	0.2						ns
t _{PREP}	0.2						ns
t _{ESBCH}	2.0						ns
t _{ESBCL}	2.0						ns
t _{ESBWP}	1.0						ns
t _{ESBRP}	0.8						ns

Table 59. EP20K400C External Timing Parameters										
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed Grade (2)		Unit			
	Min	Max	Min	Max	Min	Max				
t _{INSU}	2.1						ns			
t _{INH}	0.0						ns			
t _{оитсо}	2.0	5.0					ns			
t _{INSUPLL}	3.2						ns			
t _{INHPLL}	0.0						ns			
†OUTCOPLL	0.5	2.1					ns			

Table 60. EP20K400C External Bidirectional Timing Parameters										
Symbol	-7 Spe	ed Grade	-8 Speed	Grade (2)	-9 Speed	Grade (2)	Unit			
	Min	Max	Min	Max	Min	Max	-			
t _{INSUBIDIR}	2.4						ns			
t _{INHBIDIR}	0.0						ns			
t _{OUTCOBIDIR}	2.0	5.0					ns			
t _{XZBIDIR}		7.1					ns			
t _{ZXBIDIR}		7.1					ns			
t _{INSUBIDIRPLL}	3.8						ns			
t _{INHBIDIRPLL}	0.0						ns			
t _{OUTCOBIDIRPLL}	0.5	2.1					ns			
t _{XZBIDIRPLL}		4.2					ns			
t _{ZXBIDIRPLL}		4.2					ns			

Table 61. EP20K600C f _{MAX} LE Timing Parameters Note (1)										
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed Grade (2)		Unit			
	Min	Max	Min	Max	Min	Max				
t_{SU}	0.3						ns			
t_H	0.3						ns			
t_{CO}		0.3					ns			
t _{LUT}		0.7					ns			

Table 74. EP20K1500C f _{MAX} ESB Timing Parameters Note (1)									
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed Grade (2)		Unit		
	Min	Max	Min	Max	Min	Max	1		
t _{ESBARC}		1.3					ns		
t _{ESBSRC}		2.3					ns		
t _{ESBAWC}		2.9					ns		
t _{ESBSWC}		2.7					ns		
t _{ESBWASU}	0.4						ns		
t _{ESBWAH}	0.4						ns		
t _{ESBWDSU}	0.6						ns		
t _{ESBWDH}	0.4						ns		
t _{ESBRASU}	1.3						ns		
t _{ESBRAH}	0.0						ns		
t _{ESBWESU}	2.0						ns		
t _{ESBDATASU}	0.0						ns		
t _{ESBWADDRSU}	0.1						ns		
t _{ESBRADDRSU}	0.1						ns		
t _{ESBDATACO1}		1.0					ns		
t _{ESBDATACO2}		2.0					ns		
t _{ESBDD}		2.4					ns		
t_{PD}		1.4					ns		
t _{PTERMSU}	0.9						ns		
t _{PTERMCO}		1.0					ns		

Table 75. EP20K15	OOC f _{MAX} Rou	ting Delays	Note (1)				
Symbol	-7 Speed Grade		-8 Speed	Grade (2)	-9 Speed	Grade (2)	Unit
	Min	Max	Min	Max	Min	Max	
t _{F1-4}	0.2						ns
t _{F5-20}	1.4						ns
t _{F20+}	2.8						ns