



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	416
Number of Logic Elements/Cells	4160
Total RAM Bits	53248
Number of I/O	246
Number of Gates	263000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	324-BGA
Supplier Device Package	324-FBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k100cf324c9

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

...and More Features

- Low-power operation design
 - 1.8-V supply voltage (see Table 2)
 - Copper interconnect reduces power consumption
 - MultiVolt™ I/O support for 1.8-V, 2.5-V, and 3.3-V interfaces
 - ESBs offering programmable power-saving mode
- Flexible clock management circuitry with up to four phase-locked loops (PLLs)
 - Built-in low-skew clock tree
 - Up to eight global clock signals
 - ClockLockTM feature reducing clock delay and skew
 - ClockBoostTM feature providing clock multiplication and division
 - ClockShift[™] feature providing programmable clock phase and delay shifting
- Powerful I/O features
 - Compliant with peripheral component interconnect Special Interest Group (PCI SIG) *PCI Local Bus Specification*, *Revision 2.2* for 3.3-V operation at 33 or 66 MHz and 32 or 64 bits
 - Support for high-speed external memories, including DDR synchronous dynamic RAM (SDRAM) and ZBT static RAM (SRAM)
 - 16 input and 16 output LVDS channels
 - Direct connection from I/O pins to local interconnect providing fast t_{CO} and t_{SU} times for complex logic
 - MultiVolt I/O support for 1.8-V, 2.5-V, and 3.3-V interfaces
 - Programmable clamp to V_{CCIO}
 - Individual tri-state output enable control for each pin
 - Programmable output slew-rate control to reduce switching noise
 - Support for advanced I/O standards, including low-voltage differential signaling (LVDS), LVPECL, PCI-X, AGP, CTT, SSTL-3 and SSTL-2, GTL+, and HSTL Class I
 - Supports hot-socketing operation
 - Pull-up on I/O pins before and during configuration

Table 2. APEX 20KC Supply Voltages				
Feature	Voltage			
Internal supply voltage (V _{CCINT})	1.8 V			
MultiVolt I/O interface voltage levels (V _{CCIO})	1.8 V, 2.5 V, 3.3 V, 5.0 V (1)			

Note:

(1) APEX 20KC devices can be 5.0-V tolerant by using an external resistor.


- Advanced interconnect structure
 - Copper interconnect for high performance
 - Four-level hierarchical FastTrack® interconnect structure providing fast, predictable interconnect delays
 - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
 - Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
 - Interleaved local interconnect allows one LE to drive 29 other LEs through the fast local interconnect

Advanced software support

- Software design support and automatic place-and-route provided by the Altera® QuartusTM II development system for Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations
- Altera MegaCore[®] functions and Altera Megafunction Partners Program (AMPPSM) megafunctions optimized for APEX 20KC architecture available
- NativeLinkTM integration with popular synthesis, simulation, and timing analysis tools
- Quartus II SignalTap[®] embedded logic analyzer simplifies in-system design evaluation by giving access to internal nodes during device operation
- Supports popular revision-control software packages including PVCS, RCS, and SCCS

Table 3. APEX 20KC QFP &BGA Package Options & I/O CountNotes (1), (2)						
Device	144-Pin TQFP	208-Pin PQFP	240-Pin PQFP	356-Pin BGA	652-Pin BGA	
EP20K100C	92	151	183	246		
EP20K200C		136	168	271	376	
EP20K400C					488	
EP20K600C					488	
EP20K1000C					488	
EP20K1500C					488	

Figure 3. LAB Structure




Each LAB contains dedicated logic for driving control signals to its LEs and ESBs. The control signals include clock, clock enable, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, and synchronous load signals. A maximum of six control signals can be used at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked (e.g., any LE in a particular LAB using CLK1 will also use CLKENA1). LEs with the same clock but different clock enable signals either use both clock signals in one LAB or are placed into separate LABs.

If both the rising and falling edges of a clock are used in a LAB, both LAB-wide clock signals are used.

Figure 5. APEX 20KC Logic Element



Each LE's programmable register can be configured for D, T, JK, or SR operation. The register's clock and clear control signals can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the register is bypassed and the output of the LUT drives the outputs of the LE.

Each LE has two outputs that drive the local, MegaLAB, or FastTrack interconnect routing structure. Each output can be driven independently by the LUT's or register's output. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, improves device utilization because the register and the LUT can be used for unrelated functions. The LE can also drive out registered and unregistered versions of the LUT output.

Figure 10. FastTrack Connection to Local Interconnect





Figure 14. APEX 20KC Macrocell




For registered functions, each macrocell register can be programmed individually to implement D, T, JK, or SR operation with programmable clock control. The register can be bypassed for combinatorial operation. During design entry, the designer specifies the desired register type; the Quartus II software then selects the most efficient register operation for each registered function to optimize resource utilization. The Quartus II software or other synthesis tools can also select the most efficient register operation automatically when synthesizing HDL designs.

Each programmable register can be clocked by one of two ESB-wide clocks. The ESB-wide clocks can be generated from device dedicated clock pins, global signals, or local interconnect. Each clock also has an associated clock enable, generated from the local interconnect. The clock and clock enable signals are related for a particular ESB; any macrocell using a clock also uses the associated clock enable.

If both the rising and falling edges of a clock are used in an ESB, both ESB-wide clock signals are used.

Figure 16. APEX 20KC Parallel Expanders



Embedded System Block

The ESB can implement various types of memory blocks, including dual-port RAM, ROM, FIFO, and CAM blocks. The ESB includes input and output registers; the input registers synchronize writes, and the output registers can pipeline designs to improve system performance. The ESB offers a dual-port mode, which supports simultaneous reads and writes at two different clock frequencies. Figure 17 shows the ESB block diagram.

Figure 17. ESB Block Diagram





Figure 23. APEX 20KC CAM Block Diagram



CAM can be used in any application requiring high-speed searches, such as networking, communications, data compression, and cache management.

The APEX 20KC on-chip CAM provides faster system performance than traditional discrete CAM. Integrating CAM and logic into the APEX 20KC device eliminates off-chip and on-chip delays, improving system performance.

When in CAM mode, the ESB implements 32-word, 32-bit CAM. Wider or deeper CAM can be implemented by combining multiple CAMs with some ancillary logic implemented in LEs. The Quartus II software combines ESBs and LEs automatically to create larger CAMs.

CAM supports writing "don't care" bits into words of the memory. The "don't care" bit can be used as a mask for CAM comparisons; any bit set to "don't care" has no effect on matches.


The output of the CAM can be encoded or unencoded. When encoded, the ESB outputs an encoded address of the data's location. For instance, if the data is located in address 12, the ESB output is 12. When unencoded, the ESB uses its 16 outputs to show the location of the data over two clock cycles. In this case, if the data is located in address 12, the 12th output line goes high. When using unencoded outputs, two clock cycles are required to read the output because a 16-bit output bus is used to show the status of 32 words.

The encoded output is better suited for designs that ensure duplicate data is not written into the CAM. If duplicate data is written into two locations, the CAM's output will be incorrect. If the CAM may contain duplicate data, the unencoded output is a better solution; CAM with unencoded outputs can distinguish multiple data locations.

CAM can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAM. When "don't care" bits are used, a third clock cycle is required.

Figure 25. APEX 20KC Bidirectional I/O Registers Notes (1), (2)

Row, Column, FastRow, or Local Interconnect Clock Inputs



Notes:

- (1) This programmable delay has four settings: off and three levels of delay.
- (2) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.

Advanced I/O Standard Support

APEX 20KC IOEs support the following I/O standards: LVTTL, LVCMOS, 1.8-V I/O, 2.5-V I/O, 3.3-V PCI, PCI-X, 3.3-V AGP, LVDS, LVPECL, GTL+, CTT, HSTL Class I, SSTL-3 Class I and II, and SSTL-2 Class I and II.



For more information on I/O standards supported by APEX 20KC devices, see *Application Note 117 (Using Selectable I/O Standards in Altera Devices)*.

The APEX 20KC device contains eight I/O banks. In QFP packages, the banks are linked to form four I/O banks. The I/O banks directly support all standards except LVDS and LVPECL. All I/O banks can support LVDS and LVPECL with the addition of external resistors. In addition, one block within a bank contains circuitry to support high-speed True-LVDS and LVPECL inputs, and another block within a bank supports high-speed True-LVDS and LVPECL outputs. The LVDS blocks support all of the I/O standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Each bank can also use a separate V_{RFF} level so that each bank can support any of the terminated standards (such as SSTL-3) independently. Within a bank, any one of the terminated standards can be supported. EP20K400C and larger APEX 20KC devices support the LVDS interface for data pins (smaller devices support LVDS clock pins, but not data pins). All EP20K400C and larger devices support the LVDS interface for data pins up to 155 Mbit per channel; EP20K400C devices and larger add a serializer/deserializer circuit and PLL for support up to 840 Mbit per channel.

Each bank can support multiple standards with the same VCCIO for output pins. Each bank can support one voltage-referenced I/O standard, but it can support multiple I/O standards with the same VCCIO voltage level. For example, when VCCIO is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

When the LVDS banks are not used for the LVDS I/O standard, they support all of the other I/O standards. Figure 28 shows the arrangement of the APEX 20KC I/O banks.

The APEX 20KC device instruction register length is 10 bits. The APEX 20KC device USERCODE register length is 32 bits. Tables 14 and 15 show the boundary-scan register length and device IDCODE information for APEX 20KC devices.

Table 14. APEX 20KC Boundary-Scan Register Length					
Device	Boundary-Scan Register Length				
EP20K100C	774				
EP20K200C	1,164				
EP20K400C	1,506				
EP20K600C	1,806				
EP20K1000C	2,190				
EP20K1500C	2,502				

Table 15. 32-Bit APEX 20KC Device IDCODE							
Device	IDCODE (32 Bits) (1)						
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer Identity (11 Bits)	1 (1 Bit)			
EP20K100C	0000	1000 0001 0000 0000	000 0110 1110	1			
EP20K200C	0000	1000 0010 0000 0000	000 0110 1110	1			
EP20K400C	0000	1000 0100 0000 0000	000 0110 1110	1			
EP20K600C	0000	1000 0110 0000 0000	000 0110 1110	1			
EP20K1000C	0000	1001 0000 0000 0000	000 0110 1110	1			
EP20K1500C	0000	1001 0101 0000 0000	000 0110 1110	1			

Notes:

- (1) The most significant bit (MSB) is on the left.
- (2) The IDCODE's least significant bit (LSB) is always 1.

Figure 30 shows the timing requirements for the JTAG signals.

Table 1	Table 18. APEX 20KC Device Recommended Operating Conditions							
Symbol	Parameter	Conditions	Min	Max	Unit			
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	1.71 (1.71)	1.89 (1.89)	V			
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V			
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.375 (2.375)	2.625 (2.625)	V			
V _I	Input voltage	(2), (5)	-0.5	4.1	V			
٧o	Output voltage		0	V _{CCIO}	٧			
TJ	Junction temperature	For commercial use	0	85	°C			
		For industrial use	-40	100	°C			
t _R	Input rise time (10% to 90%)			40	ns			
t _F	Input fall time (90% to 10%)			40	ns			

Table 1	Table 19. APEX 20KC Device DC Operating Conditions Notes (6), (7)							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
I ₁	Input pin leakage current (8)	V _I = 4.1 to -0.5 V	-10		10	μА		
I _{OZ}	Tri-stated I/O pin leakage current (8)	$V_{O} = 4.1 \text{ to } -0.5 \text{ V}$	-10		10	μА		
I _{CC0}	V _{CC} supply current (standby) (All ESBs in power-down mode)	V _I = ground, no load, no toggling inputs, -7 speed grade		10		mA		
		V _I = ground, no load, no toggling inputs, -8, -9 speed grades		5		mA		
R _{CONF}	Value of I/O pin pull-up	V _{CCIO} = 3.0 V (9)	20		50	kΩ		
		V _{CCIO} = 2.375 V (9)	30		80	kΩ		
	configuration	V _{CCIO} = 1.71 V (9)	60		150	kΩ		



DC Operating Specifications on APEX 20KC I/O standards are listed in Tables 21 to 36.

Table 24. 1.8-V I/O Specifications							
Symbol	Parameter	Conditions	Minimum	Maximum	Units		
V _{CCIO}	Output supply voltage		1.7	1.9	V		
V _{IH}	High-level input voltage		0.65 × V _{CCIO}	V _{CCIO} + 0.3	V		
V _{IL}	Low-level input voltage			0.35 × V _{CCIO}	V		
I _I	Input pin leakage current	V _{IN} = 0 V or 3.3 V	-10	10	μΑ		
V _{OH}	High-level output voltage	$I_{OH} = -2 \text{ mA } (1)$	V _{CCIO} - 0.45		V		
V _{OL}	Low-level output voltage	I _{OL} = 2 mA (2)		0.45	V		

Table 25. 3.3-V PCI Specifications							
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units	
V _{CCIO}	I/O supply voltage		3.0	3.3	3.6	V	
V _{IH}	High-level input voltage		0.5 × V _{CCIO}		V _{CCIO} + 0.5	V	
V _{IL}	Low-level input voltage		-0.5		0.3 × V _{CCIO}	V	
I ₁	Input pin leakage current	0 < V _{IN} < V _{CCIO}	-10		10	μΑ	
V _{OH}	High-level output voltage	I _{OUT} = -500 μA	0.9 × V _{CCIO}			V	
V _{OL}	Low-level output voltage	I _{OUT} = 1,500 μA			0.1 × V _{CCIO}	V	

Table 30. SSTL-2 Class II Specifications						
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V _{CCIO}	I/O supply voltage		2.375	2.5	2.625	V
V _{TT}	Termination voltage		V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	V
V_{REF}	Reference voltage		1.15	1.25	1.35	V
V _{IH}	High-level input voltage		V _{REF} + 0.18		V _{CCIO} + 0.3	V
V _{IL}	Low-level input voltage		-0.3		V _{REF} – 0.18	V
V _{OH}	High-level output voltage	I _{OH} = -15.2 mA (1)	V _{TT} + 0.76			V
V _{OL}	Low-level output voltage	I _{OL} = 15.2 mA (2)			V _{TT} – 0.76	V

Table 31. SS	Table 31. SSTL-3 Class I Specifications							
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units		
V _{CCIO}	I/O supply voltage		3.0	3.3	3.6	V		
V _{TT}	Termination voltage		V _{REF} - 0.05	V _{REF}	V _{REF} + 0.05	V		
V_{REF}	Reference voltage		1.3	1.5	1.7	V		
V _{IH}	High-level input voltage		V _{REF} + 0.2		V _{CCIO} + 0.3	V		
V _{IL}	Low-level input voltage		-0.3		V _{REF} – 0.2	V		
V _{OH}	High-level output voltage	$I_{OH} = -8 \text{ mA } (1)$	V _{TT} + 0.6			V		
V _{OL}	Low-level output voltage	I _{OL} = 8 mA (2)			V _{TT} – 0.6	V		

Table 34. LVPECL Specifications						
Symbol	Parameter	Minimum	Typical	Maximum	Units	
V _{CCIO}	Output Supply Voltage	3.135	3.3	3.465	V	
V _{IH}	Low-level input voltage	1300		1700	mV	
V _{IL}	High-level input voltage	2100		2600	mV	
V _{OH}	Low-level output voltage	1450		1650	mV	
V _{OL}	High-level output voltage	2275		2420	mV	
V _{ID}	Input voltage differential	400	600	950	mV	
V _{OD}	Output voltage differential	625	800	950	mV	
t _r , t _f	Rise/fall time (20 to 80%)	85		325	ps	
t _{DSKEW}	Differential skew			25	ps	
t _O	Output load		150		Ω	
R _L	Receiver differential input resistor		100		Ω	

Table 35. 3.3-V AGP I/O Specifications						
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V _{CCIO}	I/O supply voltage		3.15	3.3	3.45	V
V _{REF}	Reference voltage		0.39 × V _{CCIO}		0.41 × V _{CCIO}	V
V _{IH}	High-level input voltage		0.5 × V _{CCIO}		V _{CCIO} + 0.5	V
V _{IL}	Low-level input voltage				0.3 × V _{CCIO}	V
V _{OH}	High-level output voltage	I _{OUT} = -500 μA	0.9 × V _{CCIO}		3.6	V
V _{OL}	Low-level output voltage	I _{OUT} = 1500 μA			0.1 × V _{CCIO}	V
I _I	Input pin leakage current	0 < V _{IN} < V _{CCIO}	-10		10	μΑ




Figure 32. Output Drive Characteristics of APEX 20KC Devices

Timing Model

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.




Figure 34. Synchronous Bidirectional Pin External Timing

Notes:

- (1) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin. Use the "Output Enable Routing = Single-Pin" option in the Quartus II software to set the output enable register.
- (2) Use the "Decrease Input Delay to Internal Cells = OFF" option in the Quartus II software to set the LAB-adjacent input register. This maintains a zero hold time for LAB-adjacent registers while giving a fast, position-independent setup time. Set "Decrease Input Delay to Internal Cells = ON" and move the input register farther away from the bidirectional pin for a faster setup time with zero hold time. The exact position where zero hold occurs with the minimum setup time varies with device density and speed grade.

Tables 37 to 39 describes the f_{MAX} timing parameters shown in Figure 33. Table 40 describes the functional timing parameters.

Table 37. APEX 20KC f _{MAX} LE Timing Parameters					
Symbol	Parameter				
t_{SU}	LE register setup time before clock				
t_H	LE register hold time before clock				
t_{CO}	LE register clock-to-output delay				
t_{CO} t_{LUT}	LUT delay for data-in to data-out				

Symbol	-7 Speed Grade		-8 Speed Grade (2)		-9 Speed Grade (2)		Unit
	Min	Max	Min	Max	Min	Max	
t _{CH}	2.0						ns
t_{CL}	2.0						ns
t _{CLRP}	0.2						ns
t _{PREP}	0.2						ns
t _{ESBCH}	2.0						ns
t _{ESBCL}	2.0						ns
t _{ESBWP}	1.0						ns
t _{ESBRP}	0.8						ns

Table 59. EP20K400C External Timing Parameters							
Symbol	-7 Speed Grade		-8 Speed Grade (2)		-9 Speed Grade (2)		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSU}	2.1						ns
t _{INH}	0.0						ns
t _{оитсо}	2.0	5.0					ns
t _{INSUPLL}	3.2						ns
t _{INHPLL}	0.0						ns
t _{OUTCOPLL}	0.5	2.1					ns

Symbol	-7 Speed Grade		-8 Speed Grade (2)		-9 Speed Grade (2)		Unit
	Min	Max	Min	Max	Min	Max	
t _{CH}	2.0						ns
t_{CL}	2.0						ns
t _{CLRP}	0.2						ns
t _{PREP}	0.2						ns
t _{ESBCH}	2.0						ns
t _{ESBCL}	2.0						ns
t _{ESBWP}	1.0						ns
t _{ESBRP}	0.8						ns

Table 71. EP20K1000C External Timing Parameters							
Symbol	-7 Speed Grade		-8 Speed Grade (2)		-9 Speed Grade (2)		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSU}	2.1						ns
t _{INH}	0.0						ns
t _{оитсо}	2.0	5.0					ns
t _{INSUPLL}	3.2						ns
t _{INHPLL}	0.0						ns
t _{OUTCOPLL}	0.5	2.1					ns

Multiple APEX 20KC devices can be configured in any of five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device.

Table 81. Data Sources for Configuration				
Configuration Scheme	Data Source			
Configuration device	EPC16, EPC2, or EPC1 configuration device			
Passive serial (PS)	MasterBlaster or ByteBlasterMV download cable or serial data source			
Passive parallel asynchronous (PPA)	Parallel data source			
Passive parallel synchronous (PPS)	Parallel data source			
JTAG	MasterBlaster or ByteBlasterMV download cable or a microprocessor with a Jam Standard Test and Programming Language (STAPL) or JBC File			



For more information on configuration, see *Application Note* 116 (*Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices.*)

Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information.

Revision History

The information contained in the *APEX 20KC Programmable Logic Device Data Sheet* version 1.1 supersedes information published in pervious versions.

The following changes were made to the *APEX 20KC Programmable Logic Device Data Sheet* version 1.1: updated maximum user I/O pins in Table 1.