



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	416
Number of Logic Elements/Cells	4160
Total RAM Bits	53248
Number of I/O	189
Number of Gates	263000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	240-BFQFP
Supplier Device Package	240-PQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k100cq240c7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

...and More Features

- Low-power operation design
 - 1.8-V supply voltage (see Table 2)
 - Copper interconnect reduces power consumption
 - MultiVolt™ I/O support for 1.8-V, 2.5-V, and 3.3-V interfaces
 - ESBs offering programmable power-saving mode
- Flexible clock management circuitry with up to four phase-locked loops (PLLs)
 - Built-in low-skew clock tree
 - Up to eight global clock signals
 - ClockLockTM feature reducing clock delay and skew
 - ClockBoostTM feature providing clock multiplication and division
 - ClockShift[™] feature providing programmable clock phase and delay shifting
- Powerful I/O features
 - Compliant with peripheral component interconnect Special Interest Group (PCI SIG) *PCI Local Bus Specification*, *Revision 2.2* for 3.3-V operation at 33 or 66 MHz and 32 or 64 bits
 - Support for high-speed external memories, including DDR synchronous dynamic RAM (SDRAM) and ZBT static RAM (SRAM)
 - 16 input and 16 output LVDS channels
 - Direct connection from I/O pins to local interconnect providing fast t_{CO} and t_{SU} times for complex logic
 - MultiVolt I/O support for 1.8-V, 2.5-V, and 3.3-V interfaces
 - Programmable clamp to V_{CCIO}
 - Individual tri-state output enable control for each pin
 - Programmable output slew-rate control to reduce switching noise
 - Support for advanced I/O standards, including low-voltage differential signaling (LVDS), LVPECL, PCI-X, AGP, CTT, SSTL-3 and SSTL-2, GTL+, and HSTL Class I
 - Supports hot-socketing operation
 - Pull-up on I/O pins before and during configuration

Table 2. APEX 20KC Supply Voltages					
Feature	Voltage				
Internal supply voltage (V _{CCINT})	1.8 V				
MultiVolt I/O interface voltage levels (V _{CCIO})	1.8 V, 2.5 V, 3.3 V, 5.0 V (1)				

Note:

(1) APEX 20KC devices can be 5.0-V tolerant by using an external resistor.

Register a1 LUT b1 Carry Chain LE1 a2 Register ► s2 LUT b2 Carry Chain LE2 Register LUT an b*n* Carry Chain LE*n* Register ➤ Carry-Out LUT Carry Chain LE*n* + 1

Figure 6. APEX 20KC Carry Chain

Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.




Figure 11. Driving the FastTrack Interconnect

APEX 20KC devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRow™ interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. The FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K400C and larger devices, the FastRow interconnect drives the two MegaLAB structures in the top left corner and the two MegaLAB structures in the bottom right corner. On EP20K200C and smaller devices, FastRow interconnect drives the two MegaLAB structures on the top and the two MegaLAB structures on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLAB structures except the interconnect areas on the far left and far right of the MegaLAB structure. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.

Figure 12. APEX 20KC FastRow Interconnect




Table 8 summarizes how various elements of the APEX 20KC architecture drive each other.

The programmable register also supports an asynchronous clear function. Within the ESB, two asynchronous clears are generated from global signals and the local interconnect. Each macrocell can either choose between the two asynchronous clear signals or choose to not be cleared. Either of the two clear signals can be inverted within the ESB. Figure 15 shows the ESB control logic when implementing product-terms.

Dedicated Clocks Global Signals Local Interconnect Local Interconnect Local Interconnect Local Interconnect CLR1 CLK2 CLKENA2 CLK1 CLKENA1 CLR2

Figure 15. ESB Product-Term Mode Control Logic

Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 32 product terms to feed the macrocell OR logic directly, with two product terms provided by the macrocell and 30 parallel expanders provided by the neighboring macrocells in the ESB.

The Quartus II Compiler can allocate up to 15 sets of up to two parallel expanders per set to the macrocells automatically. Each set of two parallel expanders incurs a small, incremental timing delay. Figure 16 shows the APEX 20KC parallel expanders.




Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two ESBs are used to support two simultaneous reads or writes.

The ESB can also use Altera megafunctions to implement dual-port RAM applications where both ports can read or write, as shown in Figure 19.




Figure 19. APEX 20KC ESB Implementing Dual-Port RAM

Read/Write Clock Mode

The read/write clock mode contains two clocks. One clock controls all registers associated with writing: data input, WE, and write address. The other clock controls all registers associated with reading: read enable (RE), read address, and data output. The ESB also supports clock enable and asynchronous clear signals; these signals also control the read and write registers independently. Read/write clock mode is commonly used for applications where reads and writes occur at different system frequencies. Figure 20 shows the ESB in read/write clock mode.

Dedicated Inputs & Global Signals **Dedicated Clocks** RAM/ROM 128 × 16 256 × 8 512 × 4 1.024×2 2,048 × 1 To MegaLAB, FNA FastTrack & Data Out Local ENA Interconnect rdaddress[] Read Address Write Address wraddress[] Ь FNA rden Read Enable ENA wren Write Enable outclocken D Q Write ENA Pulse inclock Generato outclock

Figure 20. ESB in Read/Write Clock Mode Note (1)

Note:

(1) All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset.

Single-Port Mode

The APEX 20KC ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.

Dedicated Inputs & Global Signals Dedicated Clocks RAM/ROM 128 × 16 256 × 8 512 × 4 data[] 1,024 × 2 D To MegaLAB, 2,048 × 1 ENA FastTrack & Data Out Local Interconnect ENA address[] Address ENA wren Write Enable outclken inc/ken D Write ENA Pulse inclock Generator outclock

Figure 22. ESB in Single-Port Mode Note (1)

Note:

(1) All registers can be asynchronously cleared by ESB local interconnect signals, global signals, or the chip-wide reset.

Content-Addressable Memory

In APEX 20KC devices, the ESB can implement CAM. CAM can be thought of as the inverse of RAM. When read, RAM outputs the data for a given address. Conversely, CAM outputs an address for a given data word. For example, if the data FA12 is stored in address 14, the CAM outputs 14 when FA12 is driven into it.

CAM is used for high-speed search operations. When searching for data within a RAM block, the search is performed serially. Thus, finding a particular data word can take many cycles. CAM searches all addresses in parallel and outputs the address storing a particular word. When a match is found, a match flag is set high. Figure 23 shows the CAM block diagram.




For more information on APEX 20KC devices and CAM, see *Application Note 119 (Implementing High-Speed Search Applications with APEX CAM)*.

Driving Signals to the ESB

ESBs provide flexible options for driving control signals. Different clocks can be used for the ESB inputs and outputs. Registers can be inserted independently on the data input, data output, read address, write address, WE, and RE signals. The global signals and the local interconnect can drive the WE and RE signals. The global signals, dedicated clock pins, and local interconnect can drive the ESB clock signals. Because the LEs drive the local interconnect, the LEs can control the WE and RE signals and the ESB clock, clock enable, and asynchronous clear signals. Figure 24 shows the ESB control signal generation logic.

Figure 24. ESB Control Signal Generation



An ESB is fed by the local interconnect, which is driven by adjacent LEs (for high-speed connection to the ESB) or the MegaLAB interconnect. The ESB can drive the local, MegaLAB, or FastTrack interconnect routing structure to drive LEs and IOEs in the same MegaLAB structure or anywhere in the device.

Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

Programmable Speed/Power Control

APEX 20KC ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo BitTM option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.

Designers can program each ESB in the APEX 20KC device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.


I/O Structure

The APEX 20KC IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins.

APEX 20KC devices include an enhanced IOE, which drives the FastRow interconnect. The FastRow interconnect connects a column I/O pin directly to the LAB local interconnect within two MegaLAB structures. This feature provides fast setup times for pins that drive high fan-outs with complex logic, such as PCI designs. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The APEX 20KC IOE also includes direct support for open-drain operation, giving faster clock-to-output for open-drain signals. Some programmable delays in the APEX 20KC IOE offer multiple levels of delay to fine-tune setup and hold time requirements. The Quartus II Compiler sets these delays by default to minimize setup time while providing a zero hold time.

Figure 27 shows how a column IOE connects to the interconnect.

Figure 27. Column IOE Connection to the Interconnect



Dedicated Fast I/O Pins

APEX 20KC devices incorporate an enhancement to support bidirectional pins with high internal fan-out such as PCI control signals. These pins are called dedicated fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fan-out logic signal distribution. They also can drive out. The dedicated fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed.

Advanced I/O Standard Support

APEX 20KC IOEs support the following I/O standards: LVTTL, LVCMOS, 1.8-V I/O, 2.5-V I/O, 3.3-V PCI, PCI-X, 3.3-V AGP, LVDS, LVPECL, GTL+, CTT, HSTL Class I, SSTL-3 Class I and II, and SSTL-2 Class I and II.




For more information on I/O standards supported by APEX 20KC devices, see *Application Note 117 (Using Selectable I/O Standards in Altera Devices)*.

The APEX 20KC device contains eight I/O banks. In QFP packages, the banks are linked to form four I/O banks. The I/O banks directly support all standards except LVDS and LVPECL. All I/O banks can support LVDS and LVPECL with the addition of external resistors. In addition, one block within a bank contains circuitry to support high-speed True-LVDS and LVPECL inputs, and another block within a bank supports high-speed True-LVDS and LVPECL outputs. The LVDS blocks support all of the I/O standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Each bank can also use a separate V_{RFF} level so that each bank can support any of the terminated standards (such as SSTL-3) independently. Within a bank, any one of the terminated standards can be supported. EP20K400C and larger APEX 20KC devices support the LVDS interface for data pins (smaller devices support LVDS clock pins, but not data pins). All EP20K400C and larger devices support the LVDS interface for data pins up to 155 Mbit per channel; EP20K400C devices and larger add a serializer/deserializer circuit and PLL for support up to 840 Mbit per channel.

Each bank can support multiple standards with the same VCCIO for output pins. Each bank can support one voltage-referenced I/O standard, but it can support multiple I/O standards with the same VCCIO voltage level. For example, when VCCIO is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

When the LVDS banks are not used for the LVDS I/O standard, they support all of the other I/O standards. Figure 28 shows the arrangement of the APEX 20KC I/O banks.

Figure 28. APEX 20KC I/O Banks



Notes:

- (1) Any I/O pin within two pads of the LVDS pins can only be used as an input to maintain an acceptable noise level on the V_{CCIO} plane. No output pin can be placed within two pads of LVDS pins unless separated by a power or ground pin. Use the **Show Pads** view in the Quartus II software's Floor Plan Editor to locate these pads. The Quartus II software will give an error message for illegal output or bidirectional pin placement next to the LVDS pin.
- (2) If the LVDS input and output blocks are not used for LVDS, they can support all of the I/O standards and can be used as input, output, or bidirectional pins with $V_{\rm CCIO}$ set to 3.3 V, 2.5 V, or 1.8 V.

Power Sequencing & Hot Socketing

Because APEX 20KC devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the V_{CCIO} and V_{CCINT} power supplies may be powered in any order.




Figure 32. Output Drive Characteristics of APEX 20KC Devices

Timing Model

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Figure 33 shows the $f_{M\!A\!X}$ timing model for APEX 20KC devices.

Figure 33. f_{MAX} Timing Model LE ^tsu Routing Delay $^{t}_{H}$ ^t F1—4 ^tco ^t F5—20 ^t LUT t F20+ ESB ^tESBARC ESBSRC ^tESBAWC ^tESBSWC ^tESBWASU ESBWDSU ^tESBSRASU ^tESBWESU ^tESBDATASU ^tESBWADDRSU ^t.ESBRADDRSU ^tESBDATACO1 ^tESBDATACO2 ^tESBDD ^tPD

Figure 34 shows the timing model for bidirectional I/O pin timing.

^tPTERMSU ^tPTERMCO

Table 38. APEX 20KC f _{MAX} ESB Timing Parameters						
Symbol	Parameter					
t _{ESBARC}	ESB asynchronous read cycle time					
t _{ESBSRC}	ESB synchronous read cycle time					
t _{ESBAWC}	ESB asynchronous write cycle time					
t _{ESBSWC}	ESB synchronous write cycle time					
t _{ESBWASU}	ESB write address setup time with respect to WE					
t _{ESBWAH}	ESB write address hold time with respect to WE					
t _{ESBWDSU}	ESB data setup time with respect to WE					
t _{ESBWDH}	ESB data hold time with respect to WE					
t _{ESBRASU}	ESB read address setup time with respect to RE					
t _{ESBRAH}	ESB read address hold time with respect to RE					
t _{ESBWESU}	ESB WE setup time before clock when using input register					
t _{ESBDATASU}	ESB data setup time before clock when using input register					
t _{ESBWADDRSU}	ESB write address setup time before clock when using input registers					
t _{ESBRADDRSU}	ESB read address setup time before clock when using input registers					
t _{ESBDATACO1}	ESB clock-to-output delay when using output registers					
t _{ESBDATACO2}	ESB clock-to-output delay without output registers					
t _{ESBDD}	ESB data-in to data-out delay for RAM mode					
t _{PD}	ESB macrocell input to non-registered output					
t _{PTERMSU}	ESB macrocell register setup time before clock					
t _{PTERMCO}	ESB macrocell register clock-to-output delay					

Table 39. APEX 20KC f _{MAX} Routing Delays							
Symbol	l Parameter						
t _{F1-4}	an-out delay estimate using local interconnect						
t _{F5-20}	Fan-out delay estimate using MegaLab interconnect						
t _{F20+}	Fan-out delay estimate using FastTrack interconnect						

Table 40. APEX 20KC Minimum Pulse Width Timing Parameters							
Symbol Parameter							
t _{CH}	Minimum clock high time from clock pin						
t_{CL}	Minimum clock low time from clock pin						
t _{CLRP}	LE clear pulse width						
t _{PREP}	LE preset pulse width						
t _{ESBCH}	Clock high time						
t _{ESBCL}	Clock low time						
t _{ESBWP}	Write pulse width						
t _{ESBRP}	Read pulse width						

Tables 41 and 42 describe APEX 20KC external timing parameters.

Table 41. APEX 20KC External Timing Parameters Note (1)							
Symbol Clock Parameter Condition							
t _{INSU}	Setup time with global clock at IOE register						
t _{INH}	Hold time with global clock at IOE register						
t _{оитсо}	Clock-to-output delay with global clock at IOE output register C1 = 35 pF						
t _{INSUPLL}	Setup time with PLL clock at IOE input register						
t _{INHPLL}	Hold time with PLL clock at IOE input register						
toutcopll	Clock-to-output delay with PLL clock at IOE output register	C1 = 35 pF					

Table 54. EP20K200C External Bidirectional Timing Parameters									
Symbol	-7 Speed Grade		-8 Speed Grade (2)		-9 Speed Grade (2)		Unit		
	Min	Max	Min	Max	Min	Max	-		
t _{INSUBIDIR}	2.0						ns		
t _{INHBIDIR}	0.0						ns		
toutcobidir	2.0	5.0					ns		
t _{XZBIDIR}		7.1					ns		
t _{ZXBIDIR}		7.1					ns		
t _{INSUBIDIRPLL}	3.9						ns		
t _{INHBIDIRPLL}	0.0						ns		
t _{OUTCOBIDIRPLL}	0.5	2.1					ns		
t _{XZBIDIRPLL}		4.2					ns		
t _{ZXBIDIRPLL}		4.2					ns		

Table 55. EP20K400C f _{MAX} LE Timing Parameters Note (1)									
Symbol	-7 Spee	d Grade	-8 Speed Grade (2) -9 Speed Grade			Grade (2)	Unit		
	Min	Max	Min	Max	Min	Max			
t_{SU}	0.3						ns		
t _H	0.3						ns		
t_{CO}		0.3					ns		
t_{LUT}		0.6					ns		

Table 62. EP20K600C f _{MAX} ESB Timing Parameters Note (1)								
Symbol	-7 Speed Grade		-8 Speed Grade (2)		-9 Speed Grade (2)		Unit	
	Min	Max	Min	Max	Min	Max	1	
t _{ESBARC}		1.4					ns	
t _{ESBSRC}		2.5					ns	
t _{ESBAWC}		3.1					ns	
t _{ESBSWC}		3.0					ns	
t _{ESBWASU}	0.5						ns	
t _{ESBWAH}	0.5						ns	
t _{ESBWDSU}	0.6						ns	
t _{ESBWDH}	0.5						ns	
t _{ESBRASU}	1.4						ns	
t _{ESBRAH}	0.0						ns	
t _{ESBWESU}	2.3						ns	
t _{ESBDATASU}	0.0						ns	
t _{ESBWADDRSU}	0.2						ns	
t _{ESBRADDRSU}	0.2						ns	
t _{ESBDATACO1}		1.0					ns	
t _{ESBDATACO2}		2.3					ns	
t _{ESBDD}		2.7					ns	
t_{PD}		1.6					ns	
t _{PTERMSU}	1.0						ns	
t _{PTERMCO}		1.0					ns	

Table 63. EP20K60	OC f _{MAX} Routi	ing Delays	Note (1)				
Symbol	-7 Spee	d Grade	ade -8 Speed Grade (2)		-9 Speed Grade (2)		Unit
	Min	Max	Min	Max	Min	Max	
t _{F1-4}	0.2						ns
t _{F5-20}	0.9						ns
t _{F20+}	2.2						ns



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit_req@altera.com Copyright © 2001 Altera Corporation. All rights reserved. AMPP, Altera, APEX 20K, APEX 20KC, APEX 20KE, ByteBlasterMV, ClockBoost, ClockLock, ClockShift, FastRow, FastTrack, FineLine BGA, MasterBlaster, MegaCore, MegaLAB, MultiCore, MultiVolt, NativeLink, Quartus, Quartus II, SignalTap, True-LVDS, Turbo Bit, and specific device designations are trademarks and/or service marks of Altera Corporation in the United States and other countries. Altera acknowledges the trademarks of other organizations for their respective products or services mentioned in this document. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right

rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

