



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	416
Number of Logic Elements/Cells	4160
Total RAM Bits	53248
Number of I/O	93
Number of Gates	263000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k100ct144c8


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

MegaLAB Structure

APEX 20KC devices are constructed from a series of MegaLABTM structures. Each MegaLAB structure contains 16 logic array blocks (LABs), one ESB, and a MegaLAB interconnect, which routes signals within the MegaLAB structure. In EP20K1000C and EP20K1500C devices, MegaLAB structures contain 24 LABs. Signals are routed between MegaLAB structures and I/O pins via the FastTrack interconnect. In addition, edge LABs can be driven by I/O pins through the local interconnect. Figure 2 shows the MegaLAB structure.

Figure 2. MegaLAB Structure




Logic Array Block

Each LAB consists of 10 LEs, the LEs' associated carry and cascade chains, LAB control signals, and the local interconnect. The local interconnect transfers signals between LEs in the same or adjacent LABs, IOEs, or ESBs. The Quartus II Compiler places associated logic within an LAB or adjacent LABs, allowing the use of a fast local interconnect for high performance. Figure 3 shows the APEX 20KC LAB.

APEX 20KC devices use an interleaved LAB structure. This structure allows each LE to drive two local interconnect areas, minimizing the use of the MegaLAB and FastTrack interconnect and providing higher performance and flexibility. Each LE can drive 29 other LEs through the fast local interconnect.


Figure 5. APEX 20KC Logic Element




Each LE's programmable register can be configured for D, T, JK, or SR operation. The register's clock and clear control signals can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the register is bypassed and the output of the LUT drives the outputs of the LE.


Each LE has two outputs that drive the local, MegaLAB, or FastTrack interconnect routing structure. Each output can be driven independently by the LUT's or register's output. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, improves device utilization because the register and the LUT can be used for unrelated functions. The LE can also drive out registered and unregistered versions of the LUT output.

Figure 8. APEX 20KC LE Operating Modes



Arithmetic Mode





Notes:

- (1) LEs in normal mode support register packing.
- (2) There are two LAB-wide clock enables per LAB.
- (3) When using the carry-in in normal mode, the packed register feature is unavailable.
- (4) A register feedback multiplexer is available on LE1 of each LAB.
- (5) The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for LEs other than the second LE in an LAB.
- (6) The LAB-wide synchronous clear and LAB wide synchronous load affect all registers in an LAB.

Normal Mode

The normal mode is suitable for general logic applications, combinatorial functions, or wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Quartus II Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. LEs in normal mode support packed registers.

Arithmetic Mode

The arithmetic mode is ideal for implementing adders, accumulators, and comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT computes a three-input function; the other generates a carry output. As shown in Figure 8, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, when implementing an adder, this output is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The Quartus II software implements parameterized functions that use the arithmetic mode automatically where appropriate; the designer does not need to specify how the carry chain will be used.

Counter Mode

The counter mode offers clock enable, counter enable, synchronous up/down control, synchronous clear, and synchronous load options. The counter enable and synchronous up/down control signals are generated from the data inputs of the LAB local interconnect. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. Consequently, if any of the LEs in an LAB use the counter mode, other LEs in that LAB must be used as part of the same counter or be used for a combinatorial function. The Quartus II software automatically places any registers that are not used by the counter into other LABs.




Figure 9. APEX 20KC Interconnect Structure

A row line can be driven directly by LEs, IOEs, or ESBs in that row. Further, a column line can drive a row line, allowing an LE, IOE, or ESB to drive elements in a different row via the column and row interconnect. The row interconnect drives the MegaLAB interconnect to drive LEs, IOEs, or ESBs in a particular MegaLAB structure.

A column line can be directly driven by LEs, IOEs, or ESBs in that column. A column line on a device's left or right edge can also be driven by row IOEs. The column line is used to route signals from one row to another. A column line can drive a row line; it can also drive the MegaLAB interconnect directly, allowing faster connections between rows.

Figure 10 shows how the FastTrack interconnect uses the local interconnect to drive LEs within MegaLAB structures.

Figure 12. APEX 20KC FastRow Interconnect




Table 8 summarizes how various elements of the APEX 20KC architecture drive each other.

Dedicated Clocks Global Signals MegaLAB Interconnect 65 🕹 9 32 Macrocell Inputs (1 to 16) To Row From CLK[1..0] and Column Adjacent LAB Interconnect ENA[1..0] CLRN[1..0] Local Interconnect

Figure 13. Product-Term Logic in ESB

Macrocells

APEX 20KC macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform De Morgan's inversion for more efficient implementation of wide OR functions. The Quartus II Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20KC macrocell.

Read/Write Clock Mode

The read/write clock mode contains two clocks. One clock controls all registers associated with writing: data input, WE, and write address. The other clock controls all registers associated with reading: read enable (RE), read address, and data output. The ESB also supports clock enable and asynchronous clear signals; these signals also control the read and write registers independently. Read/write clock mode is commonly used for applications where reads and writes occur at different system frequencies. Figure 20 shows the ESB in read/write clock mode.

Dedicated Inputs & Global Signals **Dedicated Clocks** RAM/ROM 128 × 16 256 × 8 512 × 4 1.024×2 2,048 × 1 To MegaLAB, FNA FastTrack & Data Out Local ENA Interconnect rdaddress[] Read Address Write Address wraddress[] Ь FNA rden Read Enable ENA wren Write Enable outclocken D Q Write ENA Pulse inclock Generato outclock

Figure 20. ESB in Read/Write Clock Mode Note (1)

Note:

(1) All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset.

Single-Port Mode

The APEX 20KC ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.

Dedicated Inputs & Global Signals Dedicated Clocks RAM/ROM 128 × 16 256 × 8 512 × 4 data[] 1,024 × 2 D To MegaLAB, 2,048 × 1 ENA FastTrack & Data Out Local Interconnect ENA address[] Address ENA wren Write Enable outclken inc/ken D Write ENA Pulse inclock Generator outclock

Figure 22. ESB in Single-Port Mode Note (1)

Note:

(1) All registers can be asynchronously cleared by ESB local interconnect signals, global signals, or the chip-wide reset.

Content-Addressable Memory

In APEX 20KC devices, the ESB can implement CAM. CAM can be thought of as the inverse of RAM. When read, RAM outputs the data for a given address. Conversely, CAM outputs an address for a given data word. For example, if the data FA12 is stored in address 14, the CAM outputs 14 when FA12 is driven into it.

CAM is used for high-speed search operations. When searching for data within a RAM block, the search is performed serially. Thus, finding a particular data word can take many cycles. CAM searches all addresses in parallel and outputs the address storing a particular word. When a match is found, a match flag is set high. Figure 23 shows the CAM block diagram.

Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

Programmable Speed/Power Control

APEX 20KC ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo BitTM option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.

Designers can program each ESB in the APEX 20KC device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.


I/O Structure

The APEX 20KC IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins.

APEX 20KC devices include an enhanced IOE, which drives the FastRow interconnect. The FastRow interconnect connects a column I/O pin directly to the LAB local interconnect within two MegaLAB structures. This feature provides fast setup times for pins that drive high fan-outs with complex logic, such as PCI designs. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The APEX 20KC IOE also includes direct support for open-drain operation, giving faster clock-to-output for open-drain signals. Some programmable delays in the APEX 20KC IOE offer multiple levels of delay to fine-tune setup and hold time requirements. The Quartus II Compiler sets these delays by default to minimize setup time while providing a zero hold time.

Figure 27 shows how a column IOE connects to the interconnect.


Figure 27. Column IOE Connection to the Interconnect



Dedicated Fast I/O Pins

APEX 20KC devices incorporate an enhancement to support bidirectional pins with high internal fan-out such as PCI control signals. These pins are called dedicated fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fan-out logic signal distribution. They also can drive out. The dedicated fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed.

Figure 28. APEX 20KC I/O Banks



Notes:

- (1) Any I/O pin within two pads of the LVDS pins can only be used as an input to maintain an acceptable noise level on the V_{CCIO} plane. No output pin can be placed within two pads of LVDS pins unless separated by a power or ground pin. Use the **Show Pads** view in the Quartus II software's Floor Plan Editor to locate these pads. The Quartus II software will give an error message for illegal output or bidirectional pin placement next to the LVDS pin.
- (2) If the LVDS input and output blocks are not used for LVDS, they can support all of the I/O standards and can be used as input, output, or bidirectional pins with $V_{\rm CCIO}$ set to 3.3 V, 2.5 V, or 1.8 V.

Power Sequencing & Hot Socketing


Because APEX 20KC devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the V_{CCIO} and V_{CCINT} power supplies may be powered in any order.

Generic Testing

Each APEX 20KC device is functionally tested. Complete testing of each configurable SRAM bit and all logic functionality ensures 100% yield. AC test measurements for APEX 20KC devices are made under conditions equivalent to those shown in Figure 31. Multiple test patterns can be used to configure devices during all stages of the production flow. AC test criteria include:

- Power supply transients can affect ACmeasurements.
- Simultaneous transitions of multiple outputs should be avoided for accurate measurement.
- Threshold tests must not be performed under AC conditions.
- Large-amplitude, fast-ground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result.

Figure 31. APEX 20KC AC Test Conditions



Operating Conditions

Tables 17 through 20 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.8-V APEX 20KC devices.

Table 1	Table 17. APEX 20KC Device Absolute Maximum Ratings Note (1)										
Symbol	Parameter	Conditions	Min	Max	Unit						
V _{CCINT}	Supply voltage	With respect to ground (2)	-0.5	2.5	V						
V _{CCIO}			-0.5	4.6	V						
V _I	DC input voltage		-0.5	4.6	V						
I _{OUT}	DC output current, per pin		-25	25	mA						
T _{STG}	Storage temperature	No bias	-65	150	°C						
T _{AMB}	Ambient temperature	Under bias	-65	135	°C						
TJ	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C						
		Ceramic PGA packages, under bias		150	°C						

Table 1	Table 18. APEX 20KC Device Recommended Operating Conditions										
Symbol	Parameter	Conditions	Min	Max	Unit						
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	1.71 (1.71)	1.89 (1.89)	V						
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V						
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.375 (2.375)	2.625 (2.625)	V						
V _I	Input voltage	(2), (5)	-0.5	4.1	V						
٧o	Output voltage		0	V _{CCIO}	٧						
T _J	Junction temperature	For commercial use	0	85	°C						
		For industrial use	-40	100	°C						
t _R	Input rise time (10% to 90%)			40	ns						
t _F	Input fall time (90% to 10%)			40	ns						

Table 1	Table 19. APEX 20KC Device DC Operating ConditionsNotes (6), (7)											
Symbol	Parameter	Conditions	Min	Тур	Max	Unit						
I ₁	Input pin leakage current (8)	V _I = 4.1 to -0.5 V	-10		10	μА						
I _{OZ}	Tri-stated I/O pin leakage current (8)	$V_{O} = 4.1 \text{ to } -0.5 \text{ V}$	-10		10	μА						
I _{CC0}	V _{CC} supply current (standby) (All ESBs in power-down mode)	V _I = ground, no load, no toggling inputs, -7 speed grade		10		mA						
		V _I = ground, no load, no toggling inputs, -8, -9 speed grades		5		mA						
R _{CONF}	Value of I/O pin pull-up	V _{CCIO} = 3.0 V (9)	20		50	kΩ						
	resistor before and during	V _{CCIO} = 2.375 V (9)	30		80	kΩ						
	configuration	V _{CCIO} = 1.71 V (9)	60		150	kΩ						



DC Operating Specifications on APEX 20KC I/O standards are listed in Tables 21 to 36.

Table 24. 1.8-V I/O Specifications										
Symbol	Parameter	Conditions	Minimum	Maximum	Units					
V _{CCIO}	Output supply voltage		1.7	1.9	V					
V _{IH}	High-level input voltage		0.65 × V _{CCIO}	V _{CCIO} + 0.3	V					
V _{IL}	Low-level input voltage			0.35 × V _{CCIO}	V					
I _I	Input pin leakage current	V _{IN} = 0 V or 3.3 V	-10	10	μΑ					
V _{OH}	High-level output voltage	$I_{OH} = -2 \text{ mA } (1)$	V _{CCIO} - 0.45		V					
V _{OL}	Low-level output voltage	I _{OL} = 2 mA (2)		0.45	V					

Table 25. 3.3	Table 25. 3.3-V PCI Specifications											
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units						
V _{CCIO}	I/O supply voltage		3.0	3.3	3.6	V						
V _{IH}	High-level input voltage		0.5 × V _{CCIO}		V _{CCIO} + 0.5	V						
V _{IL}	Low-level input voltage		-0.5		0.3 × V _{CCIO}	V						
I ₁	Input pin leakage current	0 < V _{IN} < V _{CCIO}	-10		10	μΑ						
V _{OH}	High-level output voltage	I _{OUT} = -500 μA	0.9 × V _{CCIO}			V						
V _{OL}	Low-level output voltage	I _{OUT} = 1,500 μA			0.1 × V _{CCIO}	V						

Table 30. SS	Table 30. SSTL-2 Class II Specifications										
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units					
V _{CCIO}	I/O supply voltage		2.375	2.5	2.625	V					
V _{TT}	Termination voltage		V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	V					
V_{REF}	Reference voltage		1.15	1.25	1.35	V					
V _{IH}	High-level input voltage		V _{REF} + 0.18		V _{CCIO} + 0.3	V					
V _{IL}	Low-level input voltage		-0.3		V _{REF} – 0.18	V					
V _{OH}	High-level output voltage	I _{OH} = -15.2 mA (1)	V _{TT} + 0.76			V					
V _{OL}	Low-level output voltage	I _{OL} = 15.2 mA (2)			V _{TT} – 0.76	V					

Table 31. SS	Table 31. SSTL-3 Class I Specifications										
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units					
V _{CCIO}	I/O supply voltage		3.0	3.3	3.6	V					
V _{TT}	Termination voltage		V _{REF} – 0.05	V_{REF}	V _{REF} + 0.05	٧					
V_{REF}	Reference voltage		1.3	1.5	1.7	V					
V _{IH}	High-level input voltage		V _{REF} + 0.2		V _{CCIO} + 0.3	V					
V _{IL}	Low-level input voltage		-0.3		V _{REF} – 0.2	V					
V _{OH}	High-level output voltage	$I_{OH} = -8 \text{ mA } (1)$	V _{TT} + 0.6			V					
V _{OL}	Low-level output voltage	I _{OL} = 8 mA (2)			V _{TT} – 0.6	V					




Figure 34. Synchronous Bidirectional Pin External Timing

Notes:

- (1) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin. Use the "Output Enable Routing = Single-Pin" option in the Quartus II software to set the output enable register.
- (2) Use the "Decrease Input Delay to Internal Cells = OFF" option in the Quartus II software to set the LAB-adjacent input register. This maintains a zero hold time for LAB-adjacent registers while giving a fast, position-independent setup time. Set "Decrease Input Delay to Internal Cells = ON" and move the input register farther away from the bidirectional pin for a faster setup time with zero hold time. The exact position where zero hold occurs with the minimum setup time varies with device density and speed grade.

Tables 37 to 39 describes the f_{MAX} timing parameters shown in Figure 33. Table 40 describes the functional timing parameters.

Table 37. APEX 20KC f _{MAX} LE Timing Parameters							
Symbol	Parameter						
t_{SU}	LE register setup time before clock						
t_H	LE register hold time before clock						
t_{CO}	LE register clock-to-output delay						
t_{CO} t_{LUT}	LUT delay for data-in to data-out						

Table 50. EP20K200C f _{MAX} ESB Timing Parameters Note (1)										
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed	Grade (2)	Unit			
	Min	Max	Min	Max	Min	Max				
t _{ESBARC}		1.4					ns			
t _{ESBSRC}		2.5					ns			
t _{ESBAWC}		3.1					ns			
t _{ESBSWC}		3.0					ns			
t _{ESBWASU}	0.5						ns			
t _{ESBWAH}	0.5						ns			
t _{ESBWDSU}	0.6						ns			
t _{ESBWDH}	0.5						ns			
t _{ESBRASU}	1.4						ns			
t _{ESBRAH}	0.0						ns			
t _{ESBWESU}	2.3						ns			
t _{ESBDATASU}	0.0						ns			
t _{ESBWADDRSU}	0.2						ns			
t _{ESBRADDRSU}	0.2						ns			
t _{ESBDATACO1}		1.0					ns			
t _{ESBDATACO2}		2.3					ns			
t _{ESBDD}		2.7					ns			
t _{PD}		1.6					ns			
t _{PTERMSU}	1.0						ns			
t _{PTERMCO}		1.0					ns			

Table 51. EP20K200C f _{MAX} Routing Delays Note (1)											
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed	Grade (2)	Unit				
	Min	Max	Min	Max	Min	Max					
t _{F1-4}	0.2						ns				
t _{F5-20}	0.9						ns				
t _{F20+}	1.0						ns				

Table 62. EP20K600C f _{MAX} ESB Timing Parameters Note (1)										
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed Grade (2)		Unit			
	Min	Max	Min	Max	Min	Max				
t _{ESBARC}		1.4					ns			
t _{ESBSRC}		2.5					ns			
t _{ESBAWC}		3.1					ns			
t _{ESBSWC}		3.0					ns			
t _{ESBWASU}	0.5						ns			
t _{ESBWAH}	0.5						ns			
t _{ESBWDSU}	0.6						ns			
t _{ESBWDH}	0.5						ns			
t _{ESBRASU}	1.4						ns			
t _{ESBRAH}	0.0						ns			
t _{ESBWESU}	2.3						ns			
t _{ESBDATASU}	0.0						ns			
t _{ESBWADDRSU}	0.2						ns			
t _{ESBRADDRSU}	0.2						ns			
t _{ESBDATACO1}		1.0					ns			
t _{ESBDATACO2}		2.3					ns			
t _{ESBDD}		2.7					ns			
t_{PD}		1.6					ns			
t _{PTERMSU}	1.0						ns			
t _{PTERMCO}		1.0					ns			

Table 63. EP20K600C f _{MAX} Routing Delays Note (1)								
Symbol	-7 Spee	d Grade	-8 Speed Grade (2)		-9 Speed Grade (2)		Unit	
	Min	Max	Min	Max	Min	Max		
t _{F1-4}	0.2						ns	
t _{F5-20}	0.9						ns	
t _{F20+}	2.2						ns	

Table 72. EP20K1000C External Bidirectional Timing Parameters								
Symbol	-7 Speed Grade		-8 Speed Grade (2)		-9 Speed Grade (2)		Unit	
	Min	Max	Min	Max	Min	Max		
t _{INSUBIDIR}	2.4						ns	
t _{INHBIDIR}	0.0						ns	
t _{OUTCOBIDIR}	2.0	5.0					ns	
t _{XZBIDIR}		7.1					ns	
t _{ZXBIDIR}		7.1					ns	
t _{INSUBIDIRPLL}	3.8						ns	
t _{INHBIDIRPLL}	0.0						ns	
t _{OUTCOBIDIRPLL}	0.5	2.1					ns	
t _{XZBIDIRPLL}		4.2					ns	
t _{ZXBIDIRPLL}		4.2					ns	

Table 73. EP20K1500C f _{MAX} LE Timing Parameters Note (1)									
Symbol	-7 Spee	d Grade	-8 Speed Grade (2)		-9 Speed Grade (2)		Unit		
	Min	Max	Min	Max	Min	Max			
t_{SU}	0.3						ns		
t _H	0.3						ns		
t_{CO}		0.3					ns		
t _{LUT}		0.6					ns		