



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	416
Number of Logic Elements/Cells	4160
Total RAM Bits	53248
Number of I/O	93
Number of Gates	263000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k100ct144c8es

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 3. LAB Structure



Each LAB contains dedicated logic for driving control signals to its LEs and ESBs. The control signals include clock, clock enable, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, and synchronous load signals. A maximum of six control signals can be used at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked (e.g., any LE in a particular LAB using CLK1 will also use CLKENA1). LEs with the same clock but different clock enable signals either use both clock signals in one LAB or are placed into separate LABs.

If both the rising and falling edges of a clock are used in a LAB, both LAB-wide clock signals are used.

The LAB-wide control signals can be generated from the LAB local interconnect, global signals, and dedicated clock pins. The inherent low skew of the FastTrack interconnect enables it to be used for clock distribution. Figure 4 shows the LAB control signal generation circuit.

Dedicated Clocks Global Signals Local Interconnect Local Interconnect Local Interconnect Interconnect LABCLR1 (1) **SYNCLOAD** LABCLKENA1 or LABCLKENA2 SYNCCLR LABCLK1 LABCLR2 (1) or LABCLK2 (2)

Figure 4. LAB Control Signal Generation

Notes:

- The LABCLR1 and LABCLR2 signals also control asynchronous load and asynchronous preset for LEs within the LAB.
- (2) The SYNCCLR signal can be generated by the local interconnect or global signals.

Logic Element

The LE, the smallest unit of logic in the APEX 20KC architecture, is compact and provides efficient logic usage. Each LE contains a four-input LUT, which is a function generator that can quickly implement any function of four variables. In addition, each LE contains a programmable register and carry and cascade chains. Each LE drives the local interconnect, MegaLAB interconnect, and FastTrack interconnect routing structures. See Figure 5.

Register a1 LUT b1 Carry Chain LE1 a2 Register ► s2 LUT b2 Carry Chain LE2 Register LUT an b*n* Carry Chain LE*n* Register ➤ Carry-Out LUT Carry Chain LE*n* + 1


Figure 6. APEX 20KC Carry Chain

Cascade Chain

With the cascade chain, the APEX 20KC architecture can implement functions with a very wide fan-in. Adjacent LUTs can compute portions of a function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a short cascade delay. Cascade chain logic can be created automatically by the Quartus II Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than ten LEs are implemented automatically by linking LABs together. For enhanced fitting, a long cascade chain skips alternate LABs in a MegaLAB structure. A cascade chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure. Figure 7 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in.

Figure 7. APEX 20KC Cascade Chain



LE Operating Modes

The APEX 20KC LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode

Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. Figure 8 shows the LE operating modes.




Figure 9. APEX 20KC Interconnect Structure

A row line can be driven directly by LEs, IOEs, or ESBs in that row. Further, a column line can drive a row line, allowing an LE, IOE, or ESB to drive elements in a different row via the column and row interconnect. The row interconnect drives the MegaLAB interconnect to drive LEs, IOEs, or ESBs in a particular MegaLAB structure.

A column line can be directly driven by LEs, IOEs, or ESBs in that column. A column line on a device's left or right edge can also be driven by row IOEs. The column line is used to route signals from one row to another. A column line can drive a row line; it can also drive the MegaLAB interconnect directly, allowing faster connections between rows.

Figure 10 shows how the FastTrack interconnect uses the local interconnect to drive LEs within MegaLAB structures.




Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two ESBs are used to support two simultaneous reads or writes.

The ESB can also use Altera megafunctions to implement dual-port RAM applications where both ports can read or write, as shown in Figure 19.




Figure 19. APEX 20KC ESB Implementing Dual-Port RAM

Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

Programmable Speed/Power Control

APEX 20KC ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo BitTM option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.

Designers can program each ESB in the APEX 20KC device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.

I/O Structure

The APEX 20KC IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins.

APEX 20KC devices include an enhanced IOE, which drives the FastRow interconnect. The FastRow interconnect connects a column I/O pin directly to the LAB local interconnect within two MegaLAB structures. This feature provides fast setup times for pins that drive high fan-outs with complex logic, such as PCI designs. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The APEX 20KC IOE also includes direct support for open-drain operation, giving faster clock-to-output for open-drain signals. Some programmable delays in the APEX 20KC IOE offer multiple levels of delay to fine-tune setup and hold time requirements. The Quartus II Compiler sets these delays by default to minimize setup time while providing a zero hold time.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All APEX 20KC devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. APEX 20KC devices can also use the JTAG port for configuration with the Quartus II software or with hardware using either Jam Files (.jam) or Jam Byte-Code Files (.jbc). Finally, APEX 20KC devices use the JTAG port to monitor the logic operation of the device with the SignalTap embedded logic analyzer. APEX 20KC devices support the JTAG instructions shown in Table 13.

Table 13. APEX 20K	Table 13. APEX 20KC JTAG Instructions						
JTAG Instruction	Description						
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap embedded logic analyzer.						
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.						
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation.						
USERCODE	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.						
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.						
ICR Instructions	Used when configuring an APEX 20KC device via the JTAG port with a MasterBlaster TM or ByteBlasterMV TM download cable, or when using a Jam File or Jam Byte-Code File via an embedded processor.						
SignalTap Instructions	Monitors internal device operation with the SignalTap embedded logic analyzer.						

Table 18. APEX 20KC Device Recommended Operating Conditions								
Symbol	Parameter	Conditions	Min	Max	Unit			
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	1.71 (1.71)	1.89 (1.89)	V			
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V			
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.375 (2.375)	2.625 (2.625)	V			
V _I	Input voltage	(2), (5)	-0.5	4.1	V			
٧o	Output voltage		0	V _{CCIO}	٧			
TJ	Junction temperature	For commercial use	0	85	°C			
		For industrial use	-40	100	°C			
t _R	Input rise time (10% to 90%)			40	ns			
t _F	Input fall time (90% to 10%)			40	ns			

Table 1	Table 19. APEX 20KC Device DC Operating Conditions Notes (6), (7)									
Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
I ₁	Input pin leakage current (8)	V _I = 4.1 to -0.5 V	-10		10	μА				
I _{OZ}	Tri-stated I/O pin leakage current (8)	$V_{O} = 4.1 \text{ to } -0.5 \text{ V}$	-10		10	μА				
I _{CC0}	V _{CC} supply current (standby) (All ESBs in power-down mode)	V _I = ground, no load, no toggling inputs, -7 speed grade		10		mA				
		V _I = ground, no load, no toggling inputs, -8, -9 speed grades		5		mA				
R _{CONF}	Value of I/O pin pull-up	V _{CCIO} = 3.0 V (9)	20		50	kΩ				
	resistor before and during	V _{CCIO} = 2.375 V (9)	30		80	kΩ				
	configuration	V _{CCIO} = 1.71 V (9)	60		150	kΩ				



DC Operating Specifications on APEX 20KC I/O standards are listed in Tables 21 to 36.

Table 26. 3.3-V PCI-X Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units			
V _{CCIO}	Output supply voltage		3.0	3.3	3.6	V			
V _{IH}	High-level input voltage		0.5 × V _{CCIO}		V _{CCIO} + 0.5	V			
V _{IL}	Low-level input voltage		-0.5		0.35 × V _{CCIO}	V			
V _{IPU}	Input pull-up voltage		0.7 × V _{CCIO}			V			
I _{IL}	Input pin leakage current	0 < V _{IN} < V _{CCIO}	-10.0		10.0	μΑ			
V _{OH}	High-level output voltage	I _{OUT} = -500 μA	0.9 × V _{CCIO}			V			
V _{OL}	Low-level output voltage	I _{OUT} = 1500 μA			0.1 × V _{CCIO}	V			
L _{pin}	Pin Inductance				15.0	nΗ			

Table 27. 3.3	Table 27. 3.3-V LVDS I/O Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units				
V _{CCIO}	I/O supply voltage		3.135	3.3	3.465	V				
V _{OD}	Differential output voltage	R _L = 100 Ω	250		450	mV				
ΔV _{OD}	Change in VOD between high and low	R _L = 100 Ω			50	mV				
V _{OS}	Output offset voltage	R _L = 100 Ω	1.125	1.25	1.375	V				
ΔV _{OS}	Change in VOS between high and low	R _L = 100 Ω			50	mV				
V _{TH}	Differential input threshold	V _{CM} = 1.2 V	-100		100	mV				
V _{IN}	Receiver input voltage range		0.0		2.4	V				
R _L	Receiver differential input resistor (external to APEX devices)		90	100	110	Ω				

Table 36. CT	Table 36. CTT I/O Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units				
V _{CCIO}	I/O supply voltage		3.0	3.3	3.6	V				
V _{TT} /V _{REF} (3)	Termination and reference voltage		1.35	1.5	1.65	V				
V _{IH}	High-level input voltage		V _{REF} + 0.2			V				
V _{IL}	Low-level input voltage				V _{REF} – 0.2	V				
I ₁	Input pin leakage current	0 < V _{IN} < V _{CCIO}	-10		10	μΑ				
V _{OH}	High-level output voltage	$I_{OH} = -8 \text{ mA } (1)$	V _{REF} + 0.4			V				
V _{OL}	Low-level output voltage	I _{OL} = 8 mA (2)			V _{REF} – 0.4	V				
Io	Output leakage current (when output is high Z)	GND ≤ V _{OUT} ≤ V _{CCIO}	-10		10	μΑ				

Notes to tables:

- The I_{OH} parameter refers to high-level output current.
 The I_{OL} parameter refers to low-level output current. This parameter applies to open-drain pins as well as output pins.
 (3) V_{REF} specifies center point of switching range.

Figure 32 shows the output drive characteristics of APEX 20KC devices.

Table 45. EP20K100C f _{MAX} Routing Delays Note (1)									
Symbol	-7 Spee	d Grade	-8 Speed Grade (2)		-9 Speed Grade (2)		Unit		
	Min	Max	Min	Max	Min	Max			
t _{F1-4}	0.2						ns		
t _{F5-20}	0.9						ns		
t _{F20+}	1.0						ns		

Table 46. EP20K100C Minimum Pulse Width Timing Parameters Note (1)									
Symbol	-7 Speed Grade		-8 Speed Grade (2)		-9 Speed Grade (2)		Unit		
	Min	Max	Min	Max	Min	Max			
t _{CH}	2.3						ns		
t_{CL}	2.3						ns		
t _{CLRP}	0.2						ns		
t _{PREP}	0.2						ns		
t _{ESBCH}	2.3						ns		
t _{ESBCL}	2.3						ns		
t _{ESBWP}	1.1						ns		
t _{ESBRP}	0.9						ns		

Table 47. EP20K100C External Timing Parameters									
Symbol	-7 Spee	ed Grade	-8 Speed	Grade (2)	-9 Speed	Grade (2)	Unit		
	Min	Max	Min	Max	Min	Max			
t _{INSU}	2.0						ns		
t _{INH}	0.0						ns		
tоитсо	2.0	5.0					ns		
t _{INSUPLL}	3.3						ns		
t _{INHPLL}	0.0						ns		
tOUTCOPLL	0.5	2.1					ns		

Symbol	-7 Spee	d Grade	-8 Speed Grade (2)		-9 Speed Grade (2)		Unit
	Min	Max	Min	Max	Min	Max	
t _{CH}	2.0						ns
t_{CL}	2.0						ns
t _{CLRP}	0.2						ns
t _{PREP}	0.2						ns
t _{ESBCH}	2.0						ns
t _{ESBCL}	2.0						ns
t _{ESBWP}	1.0						ns
t _{ESBRP}	0.8						ns

Table 59. EP20K400C External Timing Parameters									
Symbol	-7 Spee	-7 Speed Grade		1 Grade -8 Speed Grade (2) -9 Speed Grade (2)		Grade (2)	Unit		
	Min	Max	Min	Max	Min	Max			
t _{INSU}	2.1						ns		
t _{INH}	0.0						ns		
t _{оитсо}	2.0	5.0					ns		
t _{INSUPLL}	3.2						ns		
t _{INHPLL}	0.0						ns		
†OUTCOPLL	0.5	2.1					ns		

Table 66. EP20K	600C Externa	al Bidirectiona	l Timing Para	meters			
Symbol	-7 Speed Grade		-8 Speed	Grade (2)	-9 Speed Grade (2)		Unit
	Min	Max	Min	Max	Min	Max	1
t _{INSUBIDIR}	2.4						ns
t _{INHBIDIR}	0.0						ns
toutcobidir	2.0	5.0					ns
t _{XZBIDIR}		7.1					ns
t _{ZXBIDIR}		7.1					ns
t _{INSUBIDIRPLL}	3.9						ns
t _{INHBIDIRPLL}	0.0						ns
t _{OUTCOBIDIRPLL}	0.5	2.1					ns
t _{XZBIDIRPLL}		4.2					ns
tzxbidirpll		4.2					ns

Table 67. EP20K1000C f _{MAX} LE Timing Parameters Note (1)										
Symbol	-7 Spee	d Grade	-8 Speed Grade (2) -9 Speed Grade (2)		Grade (2)	Unit				
	Min	Max	Min	Max	Min	Max				
t_{SU}	0.3						ns			
t_H	0.3						ns			
t_{CO}		0.3					ns			
t _{LUT}		0.6					ns			

Table 68. EP20K1000C f _{MAX} ESB Timing Parameters Note (1)									
Symbol	-7 Speed Grade		-8 Speed	Grade (2)	-9 Speed	Grade (2)	Unit		
	Min	Max	Min	Max	Min	Max			
t _{ESBARC}		1.3					ns		
t _{ESBSRC}		2.3					ns		
t _{ESBAWC}		2.9					ns		
t _{ESBSWC}		2.7					ns		
t _{ESBWASU}	0.4						ns		
t _{ESBWAH}	0.4						ns		
t _{ESBWDSU}	0.5						ns		
t _{ESBWDH}	0.4						ns		
t _{ESBRASU}	1.3						ns		
t _{ESBRAH}	0.0						ns		
t _{ESBWESU}	2.0						ns		
t _{ESBDATASU}	0.0						ns		
t _{ESBWADDRSU}	0.1						ns		
t _{ESBRADDRSU}	0.1						ns		
t _{ESBDATACO1}		1.0					ns		
t _{ESBDATACO2}		2.0					ns		
t _{ESBDD}		2.4					ns		
t_{PD}		1.4					ns		
t _{PTERMSU}	0.9						ns		
t _{PTERMCO}		1.0					ns		

Table 69. EP20K1	000C f _{MAX} Rou	ting Delays	Note (1)				
Symbol -7 Speed Grade		d Grade	-8 Speed	Grade (2)	-9 Speed	Unit	
	Min	Max	Min	Max	Min	Max	-
t _{F1-4}	0.2						ns
t _{F5-20}	1.3						ns
t _{F20+}	2.6						ns

Symbol	-7 Speed Grade		-8 Speed	Grade (2)	-9 Speed Grade (2)		Unit
	Min	Max	Min	Max	Min	Max	1
t _{CH}	2.0						ns
t_{CL}	2.0						ns
t _{CLRP}	0.2						ns
t _{PREP}	0.2						ns
t _{ESBCH}	2.0						ns
t _{ESBCL}	2.0						ns
t _{ESBWP}	1.0						ns
t _{ESBRP}	0.8						ns

Table 71. EP20K1000C External Timing Parameters									
Symbol	-7 Spee	ed Grade	-8 Speed	Grade (2)	-9 Speed Grade (2)		Unit		
	Min	Max	Min	Max	Min	Max			
t _{INSU}	2.1						ns		
t _{INH}	0.0						ns		
t _{оитсо}	2.0	5.0					ns		
t _{INSUPLL}	3.2						ns		
t _{INHPLL}	0.0						ns		
t _{OUTCOPLL}	0.5	2.1					ns		

Table 74. EP20K1500C f _{MAX} ESB Timing Parameters Note (1)									
Symbol	-7 Speed Grade		-8 Speed	Grade (2)	-9 Speed Grade (2)		Unit		
	Min	Max	Min	Max	Min	Max			
t _{ESBARC}		1.3					ns		
t _{ESBSRC}		2.3					ns		
t _{ESBAWC}		2.9					ns		
t _{ESBSWC}		2.7					ns		
t _{ESBWASU}	0.4						ns		
t _{ESBWAH}	0.4						ns		
t _{ESBWDSU}	0.6						ns		
t _{ESBWDH}	0.4						ns		
t _{ESBRASU}	1.3						ns		
t _{ESBRAH}	0.0						ns		
t _{ESBWESU}	2.0						ns		
t _{ESBDATASU}	0.0						ns		
t _{ESBWADDRSU}	0.1						ns		
t _{ESBRADDRSU}	0.1						ns		
t _{ESBDATACO1}		1.0					ns		
t _{ESBDATACO2}		2.0					ns		
t _{ESBDD}		2.4					ns		
t_{PD}		1.4					ns		
t _{PTERMSU}	0.9						ns		
t _{PTERMCO}		1.0					ns		

Table 75. EP20K15	OOC f _{MAX} Rou	ting Delays	Note (1)				
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed Grade (2)		Unit
	Min	Max	Min	Max	Min	Max	
t _{F1-4}	0.2						ns
t _{F5-20}	1.4						ns
t _{F20+}	2.8						ns

Table 76. EP20K1500C Minimum Pulse Width Timing Parameters Note (1)									
Symbol	-7 Speed Grade		-8 Speed	Grade (2)	-9 Speed Grade (2)		Unit		
	Min	Max	Min	Max	Min	Max	-		
t _{CH}	2.0						ns		
t _{CL}	2.0						ns		
t _{CLRP}	0.2						ns		
t _{PREP}	0.2						ns		
t _{ESBCH}	2.0						ns		
t _{ESBCL}	2.0						ns		
t _{ESBWP}	1.0						ns		
t _{ESBRP}	0.8						ns		

Table 77. EP20K1500C External Timing Parameters										
Symbol	-7 Spee	ed Grade	-8 Speed	Grade (2)	-9 Speed	-9 Speed Grade (2)				
	Min	Max	Min	Max	Min	Max				
t _{INSU}	2.1						ns			
t _{INH}	0.0						ns			
t _{оитсо}	2.0	5.0					ns			
t _{INSUPLL}	3.2						ns			
t _{INHPLL}	0.0						ns			
t _{OUTCOPLL}	0.5	2.1					ns			

Power Consumption

To estimate device power consumption, use the interactive power estimator on the Altera web site at http://www.altera.com.

Configuration & Operation

The APEX 20KC architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

Operating Modes

The APEX architecture uses SRAM configuration elements that require configuration data to be loaded each time the circuit powers up. The process of physically loading the SRAM data into the device is called configuration. During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

Before and during device configuration, all I/O pins are pulled to V_{CCIO} by a built-in weak pull-up resistor.

SRAM configuration elements allow APEX 20KC devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming user-mode operation. In-field upgrades can be performed by distributing new configuration files.

Configuration Schemes

The configuration data for an APEX 20KC device can be loaded with one of five configuration schemes (see Table 81), chosen on the basis of the target application. An EPC16, EPC2, or EPC1 configuration device, intelligent controller, or the JTAG port can be used to control the configuration of an APEX 20KC device. When a configuration device is used, the system can configure automatically at system power-up.