



Welcome to **E-XFL.COM**

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	5184
Number of Logic Elements/Cells	51840
Total RAM Bits	442368
Number of I/O	488
Number of Gates	2392000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	652-BBGA
Supplier Device Package	652-BGA (45x45)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k1500cb652c7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 4. APEX 20KC FineLine BGA Package Options & I/O Count Notes (1), (2)								
Device	144 Pin	324 Pin	484 Pin	672 Pin	1,020 Pin			
EP20K100C	93	246						
EP20K200C			376	376				
EP20K400C				488 (3)				
EP20K600C				508 (3)	588			
EP20K1000C				508 (3)	708			
EP20K1500C					808			

Notes to tables:

- (1) I/O counts include dedicated input and clock pins.
- (1) A Counts include declared right and clock pins.
 (2) APEX 20KC device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), 1.27-mm pitch ball-grid array (BGA), and 1.00-mm pitch FineLine BGA packages.
 (3) This device uses a thermally enhanced package, which is taller than the regular package. Consult the *Altera Device*
- Package Information Data Sheet for detailed package size information.

Table 5. APEX 20KC QFP & BGA Package Sizes								
Feature	144-Pin TQFP	208-Pin PQFP	240-Pin PQFP	356-Pin BGA	652-Pin BGA			
Pitch (mm)	0.50	0.50	0.50	1.27	1.27			
Area (mm ²)	484	924	1,218	1,225	2,025			
Length × Width (mm × mm)	22.0 × 22.0	30.4 × 30.4	34.9 × 34.9	35.0 × 35.0	45.0 × 45.0			

Table 6. APEX 20KC FineLine BGA Package Sizes										
Feature	144 Pin	324 Pin	484 Pin	672 Pin	1,020 Pin					
Pitch (mm)	1.00	1.00	1.00	1.00	1.00					
Area (mm ²)	169	361	529	729	1,089					
Length × Width (mm × mm)	13 × 13	19 × 19	23 × 23	27 × 27	33 × 33					


General Description

Similar to APEX 20K and APEX 20KE devices, APEX 20KC devices offer the MultiCore architecture, which combines the strengths of LUT-based and product-term-based devices with an enhanced memory structure. LUT-based logic provides optimized performance and efficiency for datapath, register-intensive, mathematical, or digital signal processing (DSP) designs. Product-term-based logic is optimized for complex combinatorial paths, such as complex state machines. LUT- and product-term-based logic combined with memory functions and a wide variety of MegaCore and AMPP functions make the APEX 20KC architecture uniquely suited for SOPC designs. Applications historically requiring a combination of LUT-, product-term-, and memory-based devices can now be integrated into one APEX 20KC device.

APEX 20KC devices include additional features such as enhanced I/O standard support, CAM, additional global clocks, and enhanced ClockLock clock circuitry. Table 7 shows the features included in APEX 20KC devices.

Table 7. APEX 20KC Device Fea	Table 7. APEX 20KC Device Features (Part 1 of 2)						
Feature	APEX 20KC Devices						
MultiCore system integration	Full support						
Hot-socketing support	Full support						
SignalTap logic analysis	Full support						
32-/64-bit, 33-MHz PCI	Full compliance						
32-/64-bit, 66-MHz PCI	Full compliance in -7 speed grade						
MultiVolt I/O	1.8-V, 2.5-V, or 3.3-V V _{CCIO} V _{CCIO} selected bank by bank 5.0-V tolerant with use of external resistor						
ClockLock support	Clock delay reduction m/(n × v) clock multiplication Drive ClockLock output off-chip External clock feedback ClockShift circuitry LVDS support Up to four PLLs ClockShift, clock phase adjustment						
Dedicated clock and input pins	Eight						

Figure 3. LAB Structure



Each LAB contains dedicated logic for driving control signals to its LEs and ESBs. The control signals include clock, clock enable, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, and synchronous load signals. A maximum of six control signals can be used at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked (e.g., any LE in a particular LAB using CLK1 will also use CLKENA1). LEs with the same clock but different clock enable signals either use both clock signals in one LAB or are placed into separate LABs.

If both the rising and falling edges of a clock are used in a LAB, both LAB-wide clock signals are used.

The APEX 20KC architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equality comparators with minimum delay. Carry and cascade chains connect LEs 1 through 10 in an LAB and all LABs in the same MegaLAB structure.

Carry Chain

The carry chain provides a very fast carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the APEX 20KC architecture to implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the Quartus II Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as DesignWare functions from Synopsys and library of parameterized modules (LPM) functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II Compiler creates carry chains longer than ten LEs by automatically linking LABs together. For enhanced fitting, a long carry chain skips alternate LABs in a MegaLAB structure. A carry chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure.

Figure 6 shows how an n-bit full adder can be implemented in n+1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven onto the local, MegaLAB, or FastTrack interconnect routing structures.

Source	Destination										
	Row I/O Pin	Column I/O Pin	LE	ESB	Local Interconnect	MegaLAB Interconnect	Row FastTrack Interconnect	Column FastTrack Interconnect	FastRow Interconnect		
Row I/O pin					✓	✓	✓	✓			
Column I/O pin					✓			✓	✓		
LE					✓	✓	✓	✓			
ESB					✓	✓	✓	✓			
Local interconnect	✓	✓	✓	✓							
MegaLAB interconnect					✓						
Row FastTrack interconnect						√		✓			
Column FastTrack interconnect						√	√				
FastRow interconnect					✓						

Product-Term Logic

The product-term portion of the MultiCore architecture is implemented with the ESB. The ESB can be configured to act as a block of macrocells on an ESB-by-ESB basis. Each ESB is fed by 32 inputs from the adjacent local interconnect; therefore, it can be driven by the MegaLAB interconnect or the adjacent LAB. Also, nine ESB macrocells feed back into the ESB through the local interconnect for higher performance. Dedicated clock pins, global signals, and additional inputs from the local interconnect drive the ESB control signals.

In product-term mode, each ESB contains 16 macrocells. Each macrocell consists of two product terms and a programmable register. Figure 13 shows the ESB in product-term mode.

Dedicated Clocks Global Signals MegaLAB Interconnect 65 🕹 9 32 Macrocell Inputs (1 to 16) To Row From CLK[1..0] and Column Adjacent LAB Interconnect ENA[1..0] CLRN[1..0] Local Interconnect


Figure 13. Product-Term Logic in ESB

Macrocells

APEX 20KC macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform De Morgan's inversion for more efficient implementation of wide OR functions. The Quartus II Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20KC macrocell.

Figure 14. APEX 20KC Macrocell



For registered functions, each macrocell register can be programmed individually to implement D, T, JK, or SR operation with programmable clock control. The register can be bypassed for combinatorial operation. During design entry, the designer specifies the desired register type; the Quartus II software then selects the most efficient register operation for each registered function to optimize resource utilization. The Quartus II software or other synthesis tools can also select the most efficient register operation automatically when synthesizing HDL designs.

Each programmable register can be clocked by one of two ESB-wide clocks. The ESB-wide clocks can be generated from device dedicated clock pins, global signals, or local interconnect. Each clock also has an associated clock enable, generated from the local interconnect. The clock and clock enable signals are related for a particular ESB; any macrocell using a clock also uses the associated clock enable.

If both the rising and falling edges of a clock are used in an ESB, both ESB-wide clock signals are used.

Read/Write Clock Mode

The read/write clock mode contains two clocks. One clock controls all registers associated with writing: data input, WE, and write address. The other clock controls all registers associated with reading: read enable (RE), read address, and data output. The ESB also supports clock enable and asynchronous clear signals; these signals also control the read and write registers independently. Read/write clock mode is commonly used for applications where reads and writes occur at different system frequencies. Figure 20 shows the ESB in read/write clock mode.


Dedicated Inputs & Global Signals **Dedicated Clocks** RAM/ROM 128 × 16 256 × 8 512 × 4 1.024×2 2,048 × 1 To MegaLAB, FNA FastTrack & Data Out Local ENA Interconnect rdaddress[] Read Address Write Address wraddress[] Ь FNA rden Read Enable ENA wren Write Enable outclocken D Q Write ENA Pulse inclock Generato outclock

Figure 20. ESB in Read/Write Clock Mode Note (1)

Note:

(1) All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset.

Figure 23. APEX 20KC CAM Block Diagram



CAM can be used in any application requiring high-speed searches, such as networking, communications, data compression, and cache management.

The APEX 20KC on-chip CAM provides faster system performance than traditional discrete CAM. Integrating CAM and logic into the APEX 20KC device eliminates off-chip and on-chip delays, improving system performance.

When in CAM mode, the ESB implements 32-word, 32-bit CAM. Wider or deeper CAM can be implemented by combining multiple CAMs with some ancillary logic implemented in LEs. The Quartus II software combines ESBs and LEs automatically to create larger CAMs.

CAM supports writing "don't care" bits into words of the memory. The "don't care" bit can be used as a mask for CAM comparisons; any bit set to "don't care" has no effect on matches.


The output of the CAM can be encoded or unencoded. When encoded, the ESB outputs an encoded address of the data's location. For instance, if the data is located in address 12, the ESB output is 12. When unencoded, the ESB uses its 16 outputs to show the location of the data over two clock cycles. In this case, if the data is located in address 12, the 12th output line goes high. When using unencoded outputs, two clock cycles are required to read the output because a 16-bit output bus is used to show the status of 32 words.

The encoded output is better suited for designs that ensure duplicate data is not written into the CAM. If duplicate data is written into two locations, the CAM's output will be incorrect. If the CAM may contain duplicate data, the unencoded output is a better solution; CAM with unencoded outputs can distinguish multiple data locations.

CAM can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAM. When "don't care" bits are used, a third clock cycle is required.

Figure 25. APEX 20KC Bidirectional I/O Registers Notes (1), (2)

Row, Column, FastRow, or Local Interconnect Clock Inputs



Notes:

- (1) This programmable delay has four settings: off and three levels of delay.
- (2) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.

Signals can be driven into APEX 20KC devices before and during power-up without damaging the device. In addition, APEX 20KC devices do not drive out during power-up. Once operating conditions are reached and the device is configured, APEX 20KC devices operate as specified by the user.

MultiVolt I/O Interface

The APEX architecture supports the MultiVolt I/O interface feature, which allows APEX devices in all packages to interface with systems of different supply voltages. The devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

APEX 20KC devices support the MultiVolt I/O interface feature. The APEX 20KC VCCINT pins must always be connected to a 1.8-V power supply. With a 1.8-V V_{CCINT} level, input pins are 1.8-V, 2.5-V, and 3.3-V tolerant. The VCCIO pins can be connected to either a 1.8-V, 2.5-V, or 3.3-V power supply, depending on the I/O standard requirements. When the VCCIO pins are connected to a 1.8-V power supply, the output levels are compatible with 1.8-V systems. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and compatible with 3.3-V or 5.0-V systems. An APEX 20KC device is 5.0-V tolerant with the addition of a resistor.

Table	10	summarizes	APEX	20KC	Multi\	/olt I/C) suppo	ort.
-------	----	------------	------	------	--------	----------	---------	------

Table 10. Al	Table 10. APEX 20KC MultiVolt I/O Support								
V _{CCIO} (V) Input Signals (V) Output Signals (V)									
	1.8	2.5	3.3	5.0	1.8	2.5	3.3	5.0	
1.8	✓	√ (1)	√ (1)		✓				
2.5		✓	√ (1)			✓			
3.3		✓	✓	√ (2)		√ (3)	✓	✓	

Notes:

- The PCI clamping diode must be disabled to drive an input with voltages higher than V_{CCIO}, except for the 5.0-V input case.
- (2) An APEX 20KC device can be made 5.0-V tolerant with the addition of an external resistor.
- (3) When $V_{CCIO} = 3.3 \text{ V}$, an APEX 20KC device can drive a 2.5-V device with 3.3-V tolerant inputs.

Tables 11 and 12 summarize the ClockLock and ClockBoost parameters for APEX 20KC devices.

Table 11. APEX 20KC ClockLock & ClockBoost Parameters Note (1)									
Symbol	Parameter	Condition	Min	Тур	Max	Unit			
t_R	Input rise time				5	ns			
t _F	Input fall time				5	ns			
t _{INDUTY}	Input duty cycle		40		60	%			
t _{INJITTER}	Input jitter peak-to-peak				2% of input period	%			
t _{OUTJITTER}	RMS jitter on ClockLock or ClockBoost-generated clock				0.35% of output period	%			
<i>t</i> OUTDUTY	Duty cycle for ClockLock or ClockBoost-generated clock		45		55	%			
t _{LOCK} (2), (3)	Time required for ClockLock or ClockBoost to acquire lock				40	μS			

Table 12. Al	Table 12. APEX 20KC Clock Input & Output Parameters (Part 1 of 2) Note (1)								
Symbol	Parameter	I/O Standard	-7 Spee	d Grade	-8 Spee	Units			
			Min	Max	Min	Max			
f _{VCO} (4)	Voltage controlled oscillator operating range		200	500	200	500	MHz		
f _{CLOCK0}	Clock0 PLL output frequency for internal use		1.5	335	1.5	200	MHz		
f _{CLOCK1}	Clock1 PLL output frequency for internal use		20	335	20	200	MHz		
f _{CLOCK0_EXT}	Output clock frequency for	3.3-V LVTTL	(5)	(5)	(5)	(5)	MHz		
	external clock0 output	2.5-V LVTTL	(5)	(5)	(5)	(5)	MHz		
		1.8-V LVTTL	(5)	(5)	(5)	(5)	MHz		
		GTL+	(5)	(5)	(5)	(5)	MHz		
		SSTL-2 Class I	(5)	(5)	(5)	(5)	MHz		
		SSTL-2 Class II	(5)	(5)	(5)	(5)	MHz		
		SSTL-3 Class I	(5)	(5)	(5)	(5)	MHz		
		SSTL-3 Class II	(5)	(5)	(5)	(5)	MHz		
		LVDS	(5)	(5)	(5)	(5)	MHz		




Figure 30. APEX 20KC JTAG Waveforms

Table 16 shows the JTAG timing parameters and values for APEX 20KC devices.

Table 1	6. APEX 20KC JTAG Timing Parameters & Values			
Symbol	Parameter	Min	Max	Unit
t _{JCP}	TCK clock period	100		ns
t _{JCH}	TCK clock high time	50		ns
t _{JCL}	TCK clock low time	50		ns
t _{JPSU}	JTAG port setup time	20		ns
t _{JPH}	JTAG port hold time	45		ns
t _{JPCO}	JTAG port clock to output		25	ns
t _{JPZX}	JTAG port high impedance to valid output		25	ns
t _{JPXZ}	JTAG port valid output to high impedance		25	ns
t _{JSSU}	Capture register setup time	20		ns
t _{JSH}	Capture register hold time	45		ns
t _{JSCO}	Update register clock to output		35	ns
t _{JSZX}	Update register high impedance to valid output		35	ns
t _{JSXZ}	Update register valid output to high impedance		35	ns



For more information, see the following documents:

- Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- Jam Programming & Test Language Specification

Table 1	8. APEX 20KC Device Recommend	ed Operating Conditions			
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	1.71 (1.71)	1.89 (1.89)	V
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.375 (2.375)	2.625 (2.625)	V
V _I	Input voltage	(2), (5)	-0.5	4.1	٧
٧o	Output voltage		0	V _{CCIO}	٧
TJ	Junction temperature	For commercial use	0	85	°C
		For industrial use	-40	100	°C
t _R	Input rise time (10% to 90%)			40	ns
t _F	Input fall time (90% to 10%)			40	ns

Table 1	Table 19. APEX 20KC Device DC Operating Conditions Notes (6), (7)										
Symbol	Parameter	Conditions	Min	Тур	Max	Unit					
I ₁	Input pin leakage current (8)	V _I = 4.1 to -0.5 V	-10		10	μА					
I _{OZ}	Tri-stated I/O pin leakage current (8)	$V_{O} = 4.1 \text{ to } -0.5 \text{ V}$	-10		10	μА					
I _{CC0}	V _{CC} supply current (standby) (All ESBs in power-down mode)	V _I = ground, no load, no toggling inputs, -7 speed grade		10		mA					
		V _I = ground, no load, no toggling inputs, -8, -9 speed grades		5		mA					
R _{CONF}	Value of I/O pin pull-up	V _{CCIO} = 3.0 V (9)	20		50	kΩ					
	resistor before and during	V _{CCIO} = 2.375 V (9)	30		80	kΩ					
	configuration	V _{CCIO} = 1.71 V (9)	60		150	kΩ					



DC Operating Specifications on APEX 20KC I/O standards are listed in Tables 21 to 36.

Table 36. CT	Table 36. CTT I/O Specifications										
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units					
V _{CCIO}	I/O supply voltage		3.0	3.3	3.6	V					
V _{TT} /V _{REF} (3)	Termination and reference voltage		1.35	1.5	1.65	V					
V _{IH}	High-level input voltage		V _{REF} + 0.2			V					
V _{IL}	Low-level input voltage				V _{REF} – 0.2	V					
I ₁	Input pin leakage current	0 < V _{IN} < V _{CCIO}	-10		10	μΑ					
V _{OH}	High-level output voltage	$I_{OH} = -8 \text{ mA } (1)$	V _{REF} + 0.4			V					
V _{OL}	Low-level output voltage	I _{OL} = 8 mA (2)			V _{REF} – 0.4	V					
Io	Output leakage current (when output is high Z)	GND ≤ V _{OUT} ≤ V _{CCIO}	-10		10	μΑ					

Notes to tables:

- The I_{OH} parameter refers to high-level output current.
 The I_{OL} parameter refers to low-level output current. This parameter applies to open-drain pins as well as output pins.
 (3) V_{REF} specifies center point of switching range.

Figure 32 shows the output drive characteristics of APEX 20KC devices.




Figure 34. Synchronous Bidirectional Pin External Timing

Notes:

- (1) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin. Use the "Output Enable Routing = Single-Pin" option in the Quartus II software to set the output enable register.
- (2) Use the "Decrease Input Delay to Internal Cells = OFF" option in the Quartus II software to set the LAB-adjacent input register. This maintains a zero hold time for LAB-adjacent registers while giving a fast, position-independent setup time. Set "Decrease Input Delay to Internal Cells = ON" and move the input register farther away from the bidirectional pin for a faster setup time with zero hold time. The exact position where zero hold occurs with the minimum setup time varies with device density and speed grade.

Tables 37 to 39 describes the f_{MAX} timing parameters shown in Figure 33. Table 40 describes the functional timing parameters.

Table 37. APEX 20KC f _{MAX} LE Timing Parameters						
Symbol	Parameter					
t_{SU}	LE register setup time before clock					
t_H	LE register hold time before clock					
t_{CO}	LE register clock-to-output delay					
t_{CO} t_{LUT}	LUT delay for data-in to data-out					

Table 50. EP20K200C f _{MAX} ESB Timing Parameters Note (1)									
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed	Grade (2)	Unit		
	Min	Max	Min	Max	Min	Max			
t _{ESBARC}		1.4					ns		
t _{ESBSRC}		2.5					ns		
t _{ESBAWC}		3.1					ns		
t _{ESBSWC}		3.0					ns		
t _{ESBWASU}	0.5						ns		
t _{ESBWAH}	0.5						ns		
t _{ESBWDSU}	0.6						ns		
t _{ESBWDH}	0.5						ns		
t _{ESBRASU}	1.4						ns		
t _{ESBRAH}	0.0						ns		
t _{ESBWESU}	2.3						ns		
t _{ESBDATASU}	0.0						ns		
t _{ESBWADDRSU}	0.2						ns		
t _{ESBRADDRSU}	0.2						ns		
t _{ESBDATACO1}		1.0					ns		
t _{ESBDATACO2}		2.3					ns		
t _{ESBDD}		2.7					ns		
t _{PD}		1.6					ns		
t _{PTERMSU}	1.0						ns		
t _{PTERMCO}		1.0					ns		

Table 51. EP20K200C f _{MAX} Routing Delays Note (1)									
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed	-9 Speed Grade (2)			
	Min	Max	Min	Max	Min	Max			
t _{F1-4}	0.2						ns		
t _{F5-20}	0.9						ns		
t _{F20+}	1.0						ns		

Table 62. EP20K600C f _{MAX} ESB Timing Parameters Note (1)									
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed	Grade (2)	Unit		
	Min	Max	Min	Max	Min	Max			
t _{ESBARC}		1.4					ns		
t _{ESBSRC}		2.5					ns		
t _{ESBAWC}		3.1					ns		
t _{ESBSWC}		3.0					ns		
t _{ESBWASU}	0.5						ns		
t _{ESBWAH}	0.5						ns		
t _{ESBWDSU}	0.6						ns		
t _{ESBWDH}	0.5						ns		
t _{ESBRASU}	1.4						ns		
t _{ESBRAH}	0.0						ns		
t _{ESBWESU}	2.3						ns		
t _{ESBDATASU}	0.0						ns		
t _{ESBWADDRSU}	0.2						ns		
t _{ESBRADDRSU}	0.2						ns		
t _{ESBDATACO1}		1.0					ns		
t _{ESBDATACO2}		2.3					ns		
t _{ESBDD}		2.7					ns		
t_{PD}		1.6					ns		
t _{PTERMSU}	1.0						ns		
t _{PTERMCO}		1.0					ns		

Table 63. EP20K600C f _{MAX} Routing Delays Note (1)										
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed	-9 Speed Grade (2)				
	Min	Max	Min	Max	Min	Max				
t _{F1-4}	0.2						ns			
t _{F5-20}	0.9						ns			
t _{F20+}	2.2						ns			

Table 64. EP20K600C Minimum Pulse Width Timing Parameters Note (1)									
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed	-9 Speed Grade (2)			
	Min	Max	Min	Max	Min	Max	1		
t _{CH}	2.3						ns		
t_{CL}	2.3						ns		
t _{CLRP}	0.2						ns		
t _{PREP}	0.2						ns		
t _{ESBCH}	2.3						ns		
t _{ESBCL}	2.3						ns		
t _{ESBWP}	1.1						ns		
t _{ESBRP}	0.9						ns		

Table 65. EP20K600C External Timing Parameters									
Symbol	-7 Spe	ed Grade	-8 Speed	Grade (2)	-9 Speed Grade (2)		Unit		
	Min	Max	Min	Max	Min	Max			
t _{INSU}	2.2						ns		
t _{INH}	0.0						ns		
tоитсо	2.0	5.0					ns		
t _{INSUPLL}	3.3						ns		
t _{INHPLL}	0.0						ns		
†OUTCOPLL	0.5	2.1					ns		

Table 76. EP20K1500C Minimum Pulse Width Timing Parameters Note (1)									
Symbol	-7 Spee	d Grade	-8 Speed	Grade (2)	-9 Speed	-9 Speed Grade (2)			
	Min	Max	Min	Max	Min	Max			
t _{CH}	2.0						ns		
t _{CL}	2.0						ns		
t _{CLRP}	0.2						ns		
t _{PREP}	0.2						ns		
t _{ESBCH}	2.0						ns		
t _{ESBCL}	2.0						ns		
t _{ESBWP}	1.0						ns		
t _{ESBRP}	0.8						ns		

Table 77. EP20K1500C External Timing Parameters										
Symbol	-7 Spee	ed Grade	-8 Speed	Grade (2)	-9 Speed Grade (2)		Unit			
	Min	Max	Min	Max	Min	Max				
t _{INSU}	2.1						ns			
t _{INH}	0.0						ns			
t _{оитсо}	2.0	5.0					ns			
t _{INSUPLL}	3.2						ns			
t _{INHPLL}	0.0						ns			
t _{OUTCOPLL}	0.5	2.1					ns			