



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	363 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 14x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f707-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLI	E 1:	: 40/44-PIN ALLOCATION TABLE FOR PIC16F707/PIC16LF707													
Q	40-Pin PDIP	40-Pin UQFN	44-Pin TQFP	44-Pin QFN	ANSEL	A/D	DAC	Cap Sensor	Timers	ССР	AUSART	SSP	Interrupt	Pull-up	Basic
Vdd	11, 32	7, 26	7, 28	7, 8, 28		—	_	—	—	—	_	—	—	—	Vdd
Vss	12, 31	6, 27	6, 29	6, 30, 31		_	_	_	_	_	_	—	_	_	Vss

Note 1: Pull-up activated only with external MCLR configuration.

2: RC1 is the default pin location for CCP2. RB3 may be selected by changing the CCP2SEL bit in the APFCON register.

3: RA5 is the default pin location for SS. RA0 may be selected by changing the SSSEL bit in the APFCON register.

4: PIC16F707 only. VCAP functionality is selectable by the VCAPEN bits in Configuration Word 2.

TABLE 1-1: PIC16(L)F707 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description		
RA0/AN0/SS/VCAP	RA0	TTL	CMOS	General purpose I/O.		
	AN0	AN	—	A/D Channel 0 input.		
	SS	ST	—	Slave Select input.		
	VCAP	Power	Power	Filter capacitor for Voltage Regulator (PIC16F only).		
RA1/AN1/CPSA0	RA1	TTL	CMOS	General purpose I/O.		
	AN1	AN	—	A/D Channel 1 input.		
	CPSA0	AN	—	Capacitive sensing A input 0.		
RA2/AN2/CPSA1/DACOUT	RA2	TTL	CMOS	General purpose I/O.		
	AN2	AN	—	A/D Channel 2 input.		
	CPSA1	AN	—	Capacitive sensing A input 1.		
	DACOUT	—	AN	Voltage Reference Output.		
RA3/AN3/VREF/CPSA2	RA3	TTL	CMOS	General purpose I/O.		
	AN3	AN	—	A/D Channel 3 input.		
	VREF	AN	—	A/D Voltage Reference input.		
	CPSA2	AN	—	Capacitive sensing A input 2.		
RA4/CPSA3/T0CKI/TACKI	RA4	TTL	CMOS	General purpose I/O.		
	CPSA3	AN	—	Capacitive sensing A input 3.		
	T0CKI	ST	—	Timer0 clock input.		
	TACKI	ST	—	TimerA clock input.		
RA5/AN4/CPSA4/SS/VCAP	RA5	TTL	CMOS	General purpose I/O.		
	AN4	AN	—	A/D Channel 4 input.		
	CPSA4	AN	—	Capacitive sensing A input 4.		
	SS	ST	—	Slave Select input.		
	VCAP	Power	Power	Filter capacitor for Voltage Regulator (PIC16F only).		
RA6/OSC2/CLKOUT/VCAP/	RA6	TTL	CMOS	General purpose I/O.		
CPSB1	OSC2	—	XTAL	Crystal/Resonator (LP, XT, HS modes).		
	CLKOUT	—	CMOS	Fosc/4 output.		
	VCAP	Power	Power	Filter capacitor for Voltage Regulator (PIC16F only).		
	CPSB1	AN	—	Capacitive sensing B input 1.		
RA7/OSC1/CLKIN/CPSB0	RA7	TTL	CMOS	General purpose I/O.		
	OSC1	XTAL	—	Crystal/Resonator (LP, XT, HS modes).		
	CLKIN	CMOS	—	External clock input (EC mode).		
	CLKIN	ST	—	RC oscillator connection (RC mode).		
	CPSB0	AN	—	Capacitive sensing B input 0.		
RB0/AN12/CPSB8/INT	RB0	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.		
	AN12	AN	_	A/D Channel 12 input.		
	CPSB8	AN	_	Capacitive sensing B input 8.		
	INT	ST	—	External interrupt.		
RB1/AN10/CPSB9	RB1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.		
	AN10	AN		A/D Channel 10 input.		
	CPSB9	AN	_	Capacitive sensing B input 9.		
Legend: AN = Analog input or TTL = TTL compatible HV = High Voltage	output CM input ST XTA	OS = CN = Sch AL = Cry	IOS comp nmitt Trigg /stal	batible input or output OD = Open Drain ger input with CMOS levels I ² C = Schmitt Trigger input with I ² C levels		

5.0 LOW DROPOUT (LDO) VOLTAGE REGULATOR

The PIC16F707 device has an internal Low Dropout Regulator (LDO) which provides operation above 3.6V. The LDO regulates a voltage for the internal device logic while permitting the VDD and I/O pins to operate at a higher voltage. There is no user enable/disable control available for the LDO, it is always active. The PIC16LF707 operates at a maximum VDD of 3.6V and does not incorporate an LDO.

A device I/O pin may be configured as the LDO voltage output, identified as the VCAP pin. Although not required, an external low-ESR capacitor may be connected to the VCAP pin for additional regulator stability.

The VCAPEN<1:0> bits of Configuration Word 2 determines which pin is assigned as the VCAP pin. Refer to Table 5-1.

TARI E 5-1·	VCAPEN-1:0> SELECT BITS
TADLE J-T.	VUAPENSILUS SELEUT DITS

VCAPEN<1:0>	Pin
00	RA0
01	RA5
10	RA6
11	No VCAP

On power-up, the external capacitor will load the LDO voltage regulator. To prevent erroneous operation, the device is held in Reset while a constant current source charges the external capacitor. After the cap is fully charged, the device is released from Reset. For more information on recommended capacitor values and the constant current rate, refer to the LDO Regulator Characteristics Table in **Section 25.0** "**Electrical Specifications**".

TABLE 5-2: SUMMARY OF CONFIGURATION WORD WITH LDO

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG2	13:8		—	—	_	_	_	_		74
	7:0	_	_	VCAPEN1 ⁽¹⁾	VCAPEN0 ⁽¹⁾	—	—	—		71

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by LDO.

Note 1: PIC16F707 only.

6.0 I/O PORTS

There are thirty-five general purpose I/O pins available. Depending on which peripherals are enabled, some or all of the pins may not be available as general purpose I/O. In general, when a peripheral is enabled, the associated pin may not be used as a general purpose I/O pin.

Each port has two registers for its operation. These registers are:

- TRISx registers (data direction register)
- PORTx registers (port read/write register)

Ports with analog functions also have an ANSELx register which can disable the digital input and save power. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 6-1.

FIGURE 6-1: GENERIC I/O PORT OPERATION



6.1 Alternate Pin Function

The Alternate Pin Function Control (APFCON) register is used to steer specific peripheral input and output functions between different pins. The APFCON register is shown in Register 6-1. For this device family, the following functions can be moved between different pins.

- SS (Slave Select)
- CCP2

REGISTER 6-1: APFCON: ALTERNATE PIN FUNCTION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—		—	—		—	SSSEL	CCP2SEL
bit 7		•					bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 7-2	Unimplemen	ted: Read as ')'.				

bit 1	SSSEL: SS Input Pin Selection bit
	$0 = \overline{SS}$ function is on RA5/AN4/CPS7/SS/VCAP
	1 = SS function is on RA0/AN0/SS/VCAP
bit 0	CCP2SEL: CCP2 Input/Output Pin Selection bit
	0 = CCP2 function is on RC1/T1OSI/CCP2
	1 = CCP2 function is on RB3/CCP2

REGISTER 6-5: PORTB: PORTB REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0		
bit 7	•				•		bit 0		
Legend:									
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'									
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unk	nown		

bit 7-0 **RB<7:0>:** PORTB I/O Pin bit 1 = Port pin is > VIH 0 = Port pin is < VIL

REGISTER 6-6: TRISB: PORTB TRI-STATE REGISTER

| R/W-1 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0

TRISB<7:0>: PORTB Tri-State Control bit

1 = PORTB pin configured as an input (tri-stated)

0 = PORTB pin configured as an output

REGISTER 6-7: WPUB: WEAK PULL-UP PORTB REGISTER

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WPUB7 | WPUB6 | WPUB5 | WPUB4 | WPUB3 | WPUB2 | WPUB1 | WPUB0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **WPUB<7:0>**: Weak Pull-up Register bits

1 = Pull-up enabled

0 =Pull-up disabled

Note 1: Global RBPU bit of the OPTION register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

6.5 PORTD and TRISD Registers

PORTD is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISD (Register 6-14). Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 6-4 shows how to initialize PORTD.

Reading the PORTD register (Register 6-13) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch.

The TRISD register (Register 6-14) controls the PORTD pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISD register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

EXAMPLE 6-4: INITIALIZING PORTD

BANKSEL	PORTD	;
CLRF	PORTD	;Init PORTD
BANKSEL	ANSELD	
CLRF	ANSELD	;Make PORTD digital
BANKSEL	TRISD	;
MOVLW	B`00001100′	;Set RD<3:2> as inputs
MOVWF	TRISD	;and set RD<7:4,1:0>
		;as outputs

6.5.1 ANSELD REGISTER

The ANSELD register (Register 6-15) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELD bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELD bits has no affect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELD register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

REGISTER 6-13: PORTD: PORTD REGISTER

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0

RD<7:0>: PORTD General Purpose I/O Pin bits

1 = Port pin is > VIH

0 = Port pin is < VIL

7.2 Clock Source Modes

Clock source modes can be classified as external or internal.

- Internal clock source (INTOSC) is contained within the oscillator module and derived from a 500 kHz high precision oscillator. The oscillator module has eight selectable output frequencies, with a maximum internal frequency of 16 MHz.
- External clock modes rely on external circuitry for the clock source. Examples are: oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC) mode circuits.

The system clock can be selected between external or internal clock sources via the FOSC bits of the Configuration Word 1.

7.3 Internal Clock Modes

The oscillator module has eight output frequencies derived from a 500 kHz high precision oscillator. The IRCF bits of the OSCCON register select the postscaler applied to the clock source dividing the frequency by 1, 2, 4 or 8. Setting the PLLEN bit of the Configuration Word 1 locks the internal clock source to 16 MHz before the postscaler is selected by the IRCF bits. The PLLEN bit must be set or cleared at the time of programming; therefore, only the upper or low four clock source frequencies are selectable in software.

7.3.1 INTOSC AND INTOSCIO MODES

The INTOSC and INTOSCIO modes configure the internal oscillators as the system clock source when the device is programmed using the oscillator selection or the FOSC<2:0> bits in the CONFIG1 register. See **Section 8.0** "**Device Configuration**" for more information.

In INTOSC mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT outputs the selected internal oscillator frequency divided by 4. The CLKOUT signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements.

In INTOSCIO mode, OSC1/CLKIN and OSC2/ CLKOUT are available for general purpose I/O.

7.3.2 FREQUENCY SELECT BITS (IRCF)

The output of the 500 kHz INTOSC and 16 MHz INTOSC, with Phase-Locked Loop enabled, connect to a postscaler and multiplexer (see Figure 7-1). The Internal Oscillator Frequency Select bits (IRCF) of the OSCCON register select the frequency output of the internal oscillator. Depending upon the PLLEN bit, one of four frequencies of two frequency sets can be selected via software:

If PLLEN = 1, frequency selection is as follows:

- 16 MHz
- 8 MHz (default after Reset)
- 4 MHz
- 2 MHz

If PLLEN = 0, frequency selection is as follows:

- 500 kHz
- 250 kHz (default after Reset)
- 125 kHz
- 62.5 kHz

Note: Following any Reset, the IRCF<1:0> bits of the OSCCON register are set to '10' and the frequency selection is set to 8 MHz or 250 kHz. The user can modify the IRCF bits to select a different frequency.

There is no start-up delay before a new frequency selected in the IRCF bits takes effect. This is because the old and new frequencies are derived from INTOSC via the postscaler and multiplexer.

Start-up delay specifications are located in the Table 25-4 in Section 25.0 "Electrical Specifications".

REGISTER 8-1: CONFIG1: CONFIGURATION WORD REGISTER 1 (CONTINUED)

FOSC<2:0>: Oscillator Selection bits

- 111 = RC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, RC on RA7/OSC1/CLKIN
- 110 = RCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, RC on RA7/OSC1/CLKIN
- 101 = INTOSC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN
- 100 = INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN
- 011 = EC: I/O function on RA6/OSC2/CLKOUT pin, CLKIN on RA7/OSC1/CLKIN
- 010 = HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN
- 001 = XT oscillator: Crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN
- 000 = LP oscillator: Low-power crystal on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN

Note 1: Enabling Brown-out Reset does not automatically enable Power-up Timer.

- 2: The entire program memory will be erased when the code protection is turned off.
- 3: When MCLR is asserted in INTOSC or RC mode, the internal clock oscillator is disabled.
- 4: MPLAB[®] IDE masks unimplemented Configuration bits to '0'.

REGISTER 8-2: CONFIG2: CONFIGURATION WORD REGISTER 2

| U-1 ⁽¹⁾ |
|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| — | — | — | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |

U-1 ⁽¹⁾	U-1(1)	R/P-1	R/P-1	U-1 ⁽¹⁾	U-1 ⁽¹⁾	U-1(1)	U-1 ⁽¹⁾
—	—	VCAPEN1	VCAPEN0	—	—	—	_
bit 7							bit 0

Legend:	P = Programmable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '1'

bit 5-4 VCAPEN<1:0>: Voltage Regulator Capacitor Enable bits For the PIC16LF707: These bits are ignored. All VCAP pin functions are disabled. For the PIC16F707: 00 = VCAP functionality is enabled on RA0 01 = VCAP functionality is enabled on RA5 10 = VCAP functionality is enabled on RA6 11 = All VCAP functions are disabled (not recommended) bit 3-0 Unimplemented: Read as '1'

Note 1: MPLAB[®] IDE masks unimplemented Configuration bits to '0'.

13.8 Timer1/3 Operation During Sleep

Timer1/3 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMRxON bit of the TxCON register must be set
- TMRxIE bit of the PIEx register must be set
- · PEIE bit of the INTCON register must be set
- TxSYNC bit of the TxCON register must be set
- TMRxCS bits of the TxCON register must be configured
- T1OSCEN bit of the T1CON register must be configured
- TMRxGIE bit of the TxGCON register must be configured

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine (0004h).

13.9 CCP Capture/Compare Time Base (Timer1 Only)

The CCP module uses the TMR1H:TMR1L register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMR1H:TMR1L register pair is copied into the CCPR1H:CCPR1L register pair on a configured event.

In Compare mode, an event is triggered when the value CCPR1H:CCPR1L register pair matches the value in the TMR1H:TMR1L register pair. This event can be a Special Event Trigger.

For more information, see Section 17.0 "Capture/ Compare/PWM (CCP) Module".

13.10 CCP Special Event Trigger (Timer1 only)

When the CCP is configured to trigger a special event, the trigger will clear the TMR1H:TMR1L register pair. This special event does not cause a Timer1 interrupt. The CCP module may still be configured to generate a CCP interrupt.

In this mode of operation, the CCPR1H:CCPR1L register pair becomes the period register for Timer1.

Timer1 should be synchronized to the FOSC/4 to utilize the Special Event Trigger. Asynchronous operation of Timer1 can cause a Special Event Trigger to be missed.

In the event that a write to TMR1H or TMR1L coincides with a Special Event Trigger from the CCP, the write will take precedence.

For more information, see Section 17.2.4 "Special Event Trigger".

FIGURE 13-2: TIMER1/TIMER3 INCREMENTING EDGE



2: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.

R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R-0/0	R/W-0/0
CPSxON	CPSxRM	—	_	CPSxRNG1	CPSxRNG0	CPSxOUT	TxXCS
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = bit is unch	anged	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7 bit 6	it 7 CPSxON: Capacitive Sensing Module Enable bit 1 = Capacitive sensing module is enabled 0 = Capacitive sensing module is disabled						
	 1 = Capacitive sensing module is in high range. DAC and FVR provide oscillator voltage references 0 = Capacitive sensing module is in low range. Internal oscillator voltage references are used. 						ge references. e used.
bit 5-4	Unimplemen	ted: Read as '	כ'				
bit 3-2	CPSxRNG<1:0>: Capacitive Sensing Current Range bits <u>If CPSxRM = 0 (low range)</u> : 11 = Oscillator is in high range: Charge/discharge current is nominally 18 μ A. 10 = Oscillator is in medium range. Charge/discharge current is nominally 1.2 μ A. 01 = Oscillator is in low range. Charge/discharge current is nominally 0.1 μ A. 00 = Oscillator is off. <u>If CPSxRM = 1 (high range)</u> : 11 = Oscillator is in high range: Charge/discharge current is nominally 100 μ A. 10 = Oscillator is in medium range. Charge/discharge current is nominally 30 μ A. 01 = Oscillator is in low range. Charge/discharge current is nominally 30 μ A. 01 = Oscillator is in low range. Charge/discharge current is nominally 9 μ A.						
bit 1	CPSxOUT: Capacitive Sensing Oscillator Status bit 1 = Oscillator is sourcing current (Current flowing out of the pin) 0 = Oscillator is sinking current (Current flowing into the pin)						
bit 0	TxXCS: TimerA/B External Clock Source Select bit If TMRxCS = 1: The TxXCS bit controls which clock external to the core/TimerA/B module supplies TimerA/B: 1 = TimerA/B clock source is the capacitive sensing oscillator 0 = TimerA/B clock source is the TxCKI pin If TMRxCS = 0: TimerA/B clock source is controlled by the core/TimerA/B module and is Fosc/4.						

REGISTER 16-1: CPSxCON0: CAPACITIVE SENSING CONTROL REGISTER 0

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—	_	CPSxCH3	CPSxCH2	CPSxCH1	CPSxCH0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimplem	nented bit, read a	as '0'	
u = bit is uncha	anged	x = Bit is unkno	own	-n/n = Value a	t POR and BOR	/Value at all oth	er Resets
'1' = Bit is set	Ū	'0' = Bit is clea	red				
bit 7-4	Unimplemen	ted: Read as '0'					
bit 3-0	CPSxCH<3:0	>: Capacitive Se	nsing Chann	el Select bits			
	If CPSxON =	0:	g e e				
	These bi	ts are ignored. N	o channel is	selected.			
	If CPSxON =	1:					
	0000 =	channel 0, (CPS	Sx0)				
	0001 =	channel 1, (CPS	Sx1)				
	0010 =	channel 2, (CPS	Sx2)				
	0011 =	channel 3, (CPS	Sx3)				
	0100 =	channel 4, (CPS	Sx4)				
	0101 =	channel 5, (CPS	Sx5)				
	0110 =	channel 6, (CPS	Sx6)				
	0111 =	channel 7, (CPS	Sx7)				
	1000 =	channel 8, (CPS	Sx8)				
	1001 =	channel 9, (CPS	Sx9)				
1010 = channel 10, (CPSx10)							
1011 = channel 11, (CPSx11)							
	1100 =	channel 12, (CF	PSx12)				
	1101 =	channel 13, (CF	PSx13)				
	1110 =	channel 14, (CF	PSx14)				
	1111 = channel 15, (CPSx15)						

REGISTER 16-2: CPSxCON1: CAPACITIVE SENSING CONTROL REGISTER 1

18.3.1.4 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the AUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTA register) or the Continuous Receive Enable bit (CREN of the RCSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit of the PIR1 register is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are un-read characters in the receive FIFO.

18.3.1.5 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

18.3.1.6 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens the OERR bit of the RCSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RCSTA register.

18.3.1.7 Receiving 9-bit Characters

The AUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set, the AUSART will shift 9-bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

Address detection in Synchronous modes is not supported, therefore the ADDEN bit of the RCSTA register must be cleared.

18.3.1.8 Synchronous Master Reception Set-up:

- 1. Initialize the SPBRG register for the appropriate baud rate. Set or clear the BRGH bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. Verify address detection is disabled by clearing the ADDEN bit of the RCSTA register.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- Interrupt flag bit RCIF of the PIR1 register will be set when reception of a character is complete. An interrupt will be generated if the RCIE interrupt enable bit of the PIE1 register was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit, which resets the AUSART.

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0
bit 7				-			bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

REGISTER 19-5: SSPMSK: SSP MASK REGISTER

bit 7-1	MSK<7:1>: Mask bits 1 = The received address bit n is compared to SSPADD <n> to detect I^2C address match 0 = The received address bit n is not used to detect I^2C address match</n>
bit 0	MSK<0>: Mask bit for I ² C Slave Mode, 10-bit Address I ² C Slave Mode, 10-bit Address (SSPM<3:0> = 0111): 1 = The received address bit '0' is compared to SSPADD<0> to detect I ² C address match 0 = The received address bit '0' is not used to detect I ² C address match All other SSP modes: this bit has no effect.

REGISTER 19-6: SSPADD: SSP I²C ADDRESS REGISTER

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ADD7 | ADD6 | ADD5 | ADD4 | ADD3 | ADD2 | ADD1 | ADD0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ADD<7:0>: Address bits

Received address

TABLE 19-3: REGISTERS ASSOCIATED WITH I²C OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	x000 000x	0000 000u
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
SSPBUF		Synchror	nous Serial	Port Rece	vive Buffer/	Transmit R	egister		xxxx xxxx	uuuu uuuu
SSPADD		Synchr	onous Seri	al Port (I ² 0	C mode) A	ddress Reo	gister		0000 0000	0000 0000
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
SSPMSK ⁽²⁾	Synchronous Serial Port (I ² C mode) Address Mask Register									1111 1111
SSPSTAT	SMP ⁽¹⁾	CKE ⁽¹⁾	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111

Legend: $x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by SSP module in <math>I^2C$ mode.

Note 1: Maintain these bits clear in I^2C mode.

2: Accessible only when SSPM < 3:0 > = 1001.

PIC16(L)F707

25.2 DC Characteristics: PIC16(L)F707-I/E (Industrial, Extended) (Continued)

PIC16LF	707	$\begin{array}{llllllllllllllllllllllllllllllllllll$									
PIC16F7	07		Standard Operating	d Operati g tempera	ng Condi ature	tions (unl -40°C ≤ T/ -40°C ≤ T/	ess otherwise stated) ≤ +85°C for industrial ≤ +125°C for extended				
Param	Device	Min	Tynt	Max	Units	Conditions					
No.	Characteristics				Vdd	Note					
Supply Current (IDD) ^(1, 2)											
D014			290	330	μA	1.8	Fosc = 4 MHz				
		_	460	500	μA	3.0	EC Oscillator mode				
D014			300	430	μA	1.8	Fosc = 4 MHz				
			450	655	μA	3.0	EC Oscillator mode (Note 5)				
			500	730	μA	5.0					
D015		_	100	130	μA	1.8	Fosc = 500 kHz				
		_	120	150	μA	3.0	MFINTOSC mode				
D015		_	115	195	μΑ	1.8	Fosc = 500 kHz				
		_	135	200	μA	3.0	MFINTOSC mode (Note 5)				
		_	150	220	μA	5.0					
D016		-	650	800	μΑ	1.8	Fosc = 8 MHz				
		—	1000	1200	μΑ	3.0	HFINTOSC mode				
D016		_	625	850	μA	1.8	Fosc = 8 MHz				
		_	1000	1200	μΑ	3.0	HFINTOSC mode (Note 5)				
		_	1100	1500	μΑ	5.0					
D017		_	1.0	1.2	mA	1.8	Fosc = 16 MHz				
		—	1.5	1.85	mA	3.0	HFINTOSC mode				
D017		_	1	1.2	mA	1.8	Fosc = 16 MHz				
		_	1.5	1.7	mA	3.0	HFINTOSC mode (Note 5)				
		—	1.7	2.1	mA	5.0					
D018		—	210	240	μΑ	1.8	Fosc = 4 MHz				
		—	340	380	μΑ	3.0	EXTRC mode (Note 3, Note 5)				
D018		_	225	320	μΑ	1.8	Fosc = 4 MHz				
		_	360	445	μΑ	3.0	EXTRC mode (Note 3, Note 5)				
		_	410	650	μΑ	5.0					
D019		_	1.6	1.9	mA	3.0	Fosc = 20 MHz				
		_	2.0	2.8	mA	3.6	HS Oscillator mode				
D019			1.6	2	mA	3.0	Fosc = 20 MHz				
		—	1.9	3.2	mA	5.0	HS Oscillator mode (Note 5)				

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

4: FVR and BOR are disabled.

5: 0.1 μF capacitor on VCAP (RA0).

PIC16LF707			$\begin{array}{llllllllllllllllllllllllllllllllllll$							
PIC16F707			Standa Operati	rd Opera ng tempe	ting Cond rature	itions (נ ≤ 40°C- -40°C -40°C	I nless oth TA ≤ +85° TA ≤ +125	ss otherwise stated) ⊊+85°C for industrial ⊊+125°C for extended		
Param	Dovice Characteristics	Tunt	Max.	Max.	Unite		Conditions			
No.	Device Characteristics	WIII.	турт	+85°C	+125°C	Units	Vdd	Note		
	Power-down Base Current	(IPD) ⁽²⁾								
D020		—	0.02	0.7	3.9	μΑ	1.8	WDT, BOR, FVR, and T1OSC		
		—	0.08	1.0	4.3	μΑ	3.0	disabled, all Peripherals Inactive		
D020		—	4.3	10.2	17	μΑ	1.8	WDT, BOR, FVR, and T1OSC		
		—	5	10.5	18	μΑ	3.0	disabled, all Peripherals Inactive		
		—	5.5	11.8	21	μΑ	5.0			
D021		—	0.5	1.7	4.1	μΑ	1.8	LPWDT Current (Note 1)		
		—	0.8	2.5	4.8	μΑ	3.0			
D021		—	6	13.5	16.4	μΑ	1.8	LPWDT Current (Note 1)		
		_	6.5	14.5	16.8	μΑ	3.0			
		—	7.5	16	18.7	μΑ	5.0			
D021A		_	8.5	18	22	μΑ	1.8	FVR current (Note 1, Note 3)		
		—	8.5	18	22	μΑ	3.0			
D021A		—	23	44	48	μΑ	1.8	FVR current (Note 1, Note 3,		
		—	25	45	55	μΑ	3.0	Note 5)		
		—	26	60	70	μΑ	5.0			
D022		—	—	—	—	μΑ	1.8	BOR Current (Note 1, Note 3)		
		—	7.5	12	22	μΑ	3.0			
D022		_	—	_	_	μΑ	1.8	BOR Current (Note 1, Note 3,		
		_	23	42	49	μΑ	3.0	Note 5)		
		_	25	46	50	μΑ	5.0			
D026		_	0.6	3	7	μA	1.8	T1OSC Current (Note 1)		
		_	1.8	6	8.75	μA	3.0			
D026		_	4.5	11.1	—	μA	1.8	T1OSC Current (Note 1)		
		_	6	12.5	_	μA	3.0			
		_	7	13.5	—	μA	5.0			

25.3 DC Characteristics: PIC16(L)F707-I/E (Power-Down)

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral △ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: Fixed Voltage Reference is automatically enabled whenever the BOR is enabled.

4: A/D oscillator source is FRC.

5: 0.1 μF capacitor on VCAP (RA0).

6: Includes FVR IPD and DAC IPD.





TABLE 25-5: TIMER0/A/B AND TIMER1/3 EXTERNAL CLOCK REQUIREMENTS

Standa Operatii	rd Operating ng Temperatui	Conditions (ι re -40°C \leq TA	inless otherwi ≤ +125°C	se stated)					
Param No.	Sym.		Characteristi	Min.	Тур†	Max.	Units	Conditions	
40*	Тт0Н	T0CKI/TACKI/TBCKI High No Prescaler			0.5 Tcy + 20	-	_	ns	
		Pulse Width	With Pres- caler		10		_	ns	
41*	TT0L	T0CKI/TACK	I/TBCKI Low	No Prescaler	0.5 Tcy + 20	_	_	ns	
		Pulse Width		With Pres- caler	10	-	_	ns	
42*	Тт0Р	T0CKI/TACK	I/TBCKI Period		Greater of: 20 or <u>TCY + 40</u> N	_		ns	N = prescale value (2, 4,, 256)
45*	T⊤1H	T1CKI/ T3CKI High	Synchronous, No Prescaler		0.5 Tcy + 20	_		ns	
			Synchronous, with Prescaler		15	_	_	ns	
	Time		Asynchronous		30	_	_	ns	
46*	T⊤1L	T1CKI/ T3CKI Low Time	Synchronous, No Prescaler		0.5 Tcy + 20	_	_	ns	
			Synchronous, with Prescaler		15			ns	
			Asynchronous		30			ns	
47*	TT1P	T1CKI/ T3CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N		_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous	;	60	_		ns	
48	FT1	Timer1 Oscil (oscillator en T1OSCEN)	lator Input Freq abled by setting	uency Range g bit	32.4	32.76 8	33.1	kHz	
49*	TCKEZTMR 1	Delay from E Increment	xternal Clock E	dge to Timer	2 Tosc	—	7 Tosc	—	Timers in Sync mode

These parameters are characterized but not tested.

t Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC16(L)F707















THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://www.microchip.com/support

PIC16(L)F707

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] ⁽¹⁾ Tape and Reel Option	X Temperature Range	/XX Package	XXX Pattern	Exa a) b)	PIC PIC pacl PIC age	es: 16F707-E/P 301 = Extended Temp., PDIP kage, QTP pattern #301 16F707-I/ML = Industrial Temp., QFN pack-
Device:	PIC16F707, PIC16(L)F707 ⁽¹⁾					
Tape and Reel Option:	Blank = Standard T = Tape and	l packaging (tube o l Reel ⁽¹⁾	or tray)				
Temperature Range:	$ \begin{array}{rcl} I & = & -40^{\circ}C \text{ to} \\ E & = & -40^{\circ}C \text{ to} \end{array} $	+85°C (Indus +125°C (Exten	trial) ided)				
Package: Pattern:	MV = Micro Le ML = Micro Le P = PDIP PT = TQFP (T QTP, SQTP, Code c (blank otherwise)	ad Frame (UQFN) ad Frame (QFN) hin Quad Flatpack or Special Requirer	s) ments		Not	e 1:	Tape and Reel identifier only appears in the catalog part number description. This identi- fier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Pael option
	(DIATIK OLTIETWISE)						availability with the Tape and Reel option.