



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	363 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 14x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f707t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Two Capture, Compare, PWM modules (CCP):
  - 16-bit Capture, max. resolution 12.5 ns
  - 16-bit Compare, max. resolution 200 ns
  - 10-bit PWM, max. frequency 20 kHz
- Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART)
- Synchronous Serial Port (SSP):
  - SPI (Master/Slave)
  - I<sup>2</sup>C (Slave) with Address Mask

- Voltage Reference module:
  - Fixed Voltage Reference (FVR) with 1.024V, 2.048V and 4.096V output levels
  - 5-bit rail-to-rail resistive DAC with positive reference selection

Device	Program Memory Flash (words)	SRAM (bytes)	High Endurance Flash (bytes)	I/Os	Capacitive Touch Channels	8-bit A/D (ch)	AUSART	ССР	Timers 8/16-bit
PIC16(L)F707	8192	363	128	36	32	14	Yes	2	4/2

## PIN DIAGRAMS

FIGURE 1:	40-PIN PDIP			
		,		<u>_</u> ا
		1	4	0 RB7/CPSB15/ICSPDAT
	VCAP <sup>(3)</sup> /SS <sup>(2)</sup> /AN0/RA0	2	3	9 RB6/CPSB14/ICSPCLK
	CPSA0/AN1/RA1	3	3	8 RB5/AN13/CPSB13/T1G/T3CKI
	DACOUT/CPSA1/AN2/RA2	4	3	7 RB4/AN11/CPSB12
	CPSA2/VREF/AN3/RA3	5	3	6 RB3/AN9/CPSB11/CCP2 <sup>(1)</sup>
	TACKI/T0CKI/CPSA3/RA4	6	3	5 RB2/AN8/CPSB10
	VCAP <sup>(3)</sup> /SS <sup>(2)</sup> /CPSA4/AN4/RA5	7	<b>20</b> 3	4 RB1/AN10/CPSB9
	CPSA5/AN5/RE0	8	<u>н</u> з	3 RB0/AN12/CPSB8/INT
	CPSA6/AN6/RE1	9	<b>9</b>	
	CPSA7/AN7/RE2	10	<b>OIA</b> 3	1 Vss
		11	3	0 RD7/CPSA15
	Vss 🗌	12	<b>1</b> 9 2	9]RD6/CPSA14
	CLKIN/OSC1/CPSB0/RA7	13	5 2	8 RD5/CPSA13
VCA	NP <sup>(3)</sup> /CLKOUT/OSC2/CPSB1/RA6	14	<b>ב</b> 2	7 RD4/CPSA12
	T1CKI/T1OSO/CPSB2/RC0	15	2	6 RC7/CPSA11/RX/DT
	CCP2 <sup>(1)</sup> /T1OSI/CPSB3/RC1	16	2	5 RC6/CPSA10/TX/CK
	TBCKI/CCP1/CPSB4/RC2	17	2	4 RC5/CPSA9/SDO
	SCL/SCK/RC3	18	2	3 RC4/SDI/SDA
	T3G/CPSB5/RD0	19	2	2 RD3/CPSA8
	CPSB6/RD1	20	2	1 RD2/CPSB7
		<u> </u>		

Note 1: CCP2 pin location may be selected as RB3 or RC1.

- 2: SS pin location may be selected as RA5 or RA0.
- 3: PIC16F707 only.

## TABLE 1-1: PIC16(L)F707 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/AN0/SS/VCAP	RA0	TTL	CMOS	General purpose I/O.
	AN0	AN	—	A/D Channel 0 input.
	SS	ST	—	Slave Select input.
	VCAP	Power	Power	Filter capacitor for Voltage Regulator (PIC16F only).
RA1/AN1/CPSA0	RA1	TTL	CMOS	General purpose I/O.
	AN1	AN	—	A/D Channel 1 input.
	CPSA0	AN	—	Capacitive sensing A input 0.
RA2/AN2/CPSA1/DACOUT	RA2	TTL	CMOS	General purpose I/O.
	AN2	AN	—	A/D Channel 2 input.
	CPSA1	AN	—	Capacitive sensing A input 1.
	DACOUT	—	AN	Voltage Reference Output.
RA3/AN3/VREF/CPSA2	RA3	TTL	CMOS	General purpose I/O.
	AN3	AN	—	A/D Channel 3 input.
	VREF	AN	—	A/D Voltage Reference input.
	CPSA2	AN	—	Capacitive sensing A input 2.
RA4/CPSA3/T0CKI/TACKI	RA4	TTL	CMOS	General purpose I/O.
	CPSA3	AN	—	Capacitive sensing A input 3.
	T0CKI	ST	—	Timer0 clock input.
	TACKI	ST	—	TimerA clock input.
RA5/AN4/CPSA4/SS/VCAP	RA5	TTL	CMOS	General purpose I/O.
	AN4	AN	—	A/D Channel 4 input.
	CPSA4	AN	—	Capacitive sensing A input 4.
	SS	ST	—	Slave Select input.
	VCAP	Power	Power	Filter capacitor for Voltage Regulator (PIC16F only).
RA6/OSC2/CLKOUT/VCAP/	RA6	TTL	CMOS	General purpose I/O.
CPSB1	OSC2	—	XTAL	Crystal/Resonator (LP, XT, HS modes).
	CLKOUT	—	CMOS	Fosc/4 output.
	VCAP	Power	Power	Filter capacitor for Voltage Regulator (PIC16F only).
	CPSB1	AN	—	Capacitive sensing B input 1.
RA7/OSC1/CLKIN/CPSB0	RA7	TTL	CMOS	General purpose I/O.
	OSC1	XTAL	—	Crystal/Resonator (LP, XT, HS modes).
	CLKIN	CMOS	—	External clock input (EC mode).
	CLKIN	ST	—	RC oscillator connection (RC mode).
	CPSB0	AN	—	Capacitive sensing B input 0.
RB0/AN12/CPSB8/INT	RB0	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	AN12	AN	_	A/D Channel 12 input.
	CPSB8	AN	_	Capacitive sensing B input 8.
	INT	ST	—	External interrupt.
RB1/AN10/CPSB9	RB1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	AN10	AN		A/D Channel 10 input.
	CPSB9	AN	_	Capacitive sensing B input 9.
Legend: AN = Analog input or TTL = TTL compatible HV = High Voltage	output CM input ST XTA	OS = CN = Sch AL = Cry	IOS comp nmitt Trigg /stal	batible input or output OD = Open Drain ger input with CMOS levels I <sup>2</sup> C = Schmitt Trigger input with I <sup>2</sup> C levels

## 2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 2-2 shows the two situations for the loading of the PC. The upper example in Figure 2-2 shows how the PC is loaded on a write to PCL (PCLATH<4:0>  $\rightarrow$  PCH). The lower example in Figure 2-2 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3>  $\rightarrow$  PCH).

FIGURE 2-2: LOADING OF PC IN DIFFERENT SITUATIONS



## 2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

## 2.3.2 STACK

All devices have an 8-level x 13-bit wide hardware stack (refer to Figure 2-1). The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth PUSH overwrites the value that was stored from the first PUSH. The tenth PUSH overwrites the second PUSH (and so on).

Note 1:	There are no Status bits to indicate Stack
	Overflow or Stack Underflow conditions.

2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

## 2.4 Program Memory Paging

All devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper two bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is POPed off the stack. Therefore, manipulation of the PCLATH<4:3> bits is not required for the RETURN instructions (which POPs the address from the stack).

Note:	The contents of the PCLATH register are
	unchanged after a RETURN or RETFIE
	instruction is executed. The user must
	rewrite the contents of the PCLATH regis-
	ter for any subsequent subroutine calls or
	GOTO instructions.

Example 2-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that PCLATH is saved and restored by the Interrupt Service Routine (if interrupts are used).

#### EXAMPLE 2-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

	ORG 500	h				
	PAGESEL	SUB_P1	;Select page 1			
			;(800h-H	FFFh)		
	CALL	SUB1_P1	;Call su	ubroutine in		
	:		;page 1	(800h-FFFh)		
	:					
	ORG	900h	;page 1	(800h-FFFh)		
SUB1_P1						
	:		;called	subroutine		
			;page 1	(800h-FFFh)		
	:					
	RETURN		;return	to		
			;Call subroutine			
			;in page	e 0		
			;(000h-7	7FFh)		

TABLE 5-5.							
Register	Address	Power-on Reset/ Brown-out Reset <sup>(1)</sup>	MCLR Reset/ WDT Reset	Wake-up from Sleep through Interrupt/Time-out			
ADCON0	1Fh	00 0000	00 0000	uu uuuu			
OPTION_REG	81h/181h	1111 1111	1111 1111	սսսս սսսս			
TRISA	85h	1111 1111	1111 1111	uuuu uuuu			
TRISB	86h	1111 1111	1111 1111	սսսս սսսս			
TRISC	87h	1111 1111	1111 1111	uuuu uuuu			
TRISD	88h	1111 1111	1111 1111	uuuu uuuu			
TRISE	89h	1111	1111	uuuu			
PIE1	8Ch	0000 0000	0000 0000	uuuu uuuu			
PIE2	8Dh	00000	00000	uuuuu			
PCON	8Eh	dd	uu <sup>(1,5)</sup>	uu			
T1GCON	8Fh	0000 0x00	uuuu uxuu	uuuu uxuu			
OSCCON	90h	10 qq	10 qq	uu qq			
OSCTUNE	91h	00 0000	uu uuuu	uu uuuu			
PR2	92h	1111 1111	1111 1111	uuuu uuuu			
SSPADD	93h	0000 0000	0000 0000	սսսս սսսս			
SSPMSK	93h	1111 1111	1111 1111	uuuu uuuu			
SSPSTAT	94h	0000 0000	0000 0000	uuuu uuuu			
WPUB	95h	1111 1111	1111 1111	սսսս սսսս			
IOCB	96h	0000 0000	0000 0000	սսսս սսսս			
T3CON	97h	0000 -0-0	0000 -0-0	uuuu -u-u			
TXSTA	98h	0000 -010	0000 -010	uuuu -uuu			
SPBRG	99h	0000 0000	0000 0000	սսսս սսսս			
TMR3L	9Ah	XXXX XXXX	սսսս սսսս	սսսս սսսս			
TMR3H	9Bh	xxxx xxxx	սսսս սսսս	սսսս սսսս			
APFCON	9Ch	00	00	uu			
FVRCON	9Dh	q000 0000	q000 0000	q000 0000			
ADCON1	9Fh	-00000	-00000	-uuuuu			
TACON	105h	0-00 0000	0-00 0000	u-uu uuuu			
CPSBCON0	106h	00 0000	00 0000	uu uuuu			
CPSBCON1	107h	0000	0000	uuuu			
CPSACON0	108h	00 0000	00 0000	uu uuuu			
CPSACON1	109h	0000	0000	uuuu			
PMDATL	10Ch	xxxx xxxx	xxxx xxxx	սսսս սսսս			
PMADRL	10Dh	xxxx xxxx	XXXX XXXX	սսսս սսսս			
PMDATH	10Eh	xx xxxx	xx xxxx	uu uuuu			
PMADRH	10Fh	x xxxx	x xxxx	u uuuu			
TMRA	110h	0000 0000	0000 0000	uuuu uuuu			

## TABLE 3-5: INITIALIZATION CONDITION FOR REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 and PIR2 will be affected (to cause wake-up).

**3:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 3-2 for Reset value for specific condition.

5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

## 4.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- GIE bit of the INTCON register
- Interrupt enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the interrupt enable bit of the interrupt event is contained in the PIE1 and PIE2 registers)

The INTCON, PIR1 and PIR2 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual Interrupt Enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- · Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- · PC is loaded with the interrupt vector 0004h

The ISR determines the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated



interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.

The RETFIE instruction exits the ISR by popping the previous address from the stack and setting the GIE bit.

For additional information on a specific interrupt's operation, refer to its peripheral chapter.

- Note 1: Individual interrupt flag bits are set, regardless of the state of any other enable bits.
  - 2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

## 4.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is three instruction cycles. For asynchronous interrupts, the latency is three to four instruction cycles, depending on when the interrupt occurs. See Figure 4-2 for timing details.



Note 1: INTF flag is sampled here (every Q1).

- 2: Asynchronous interrupt latency = 3-4 TCY. Synchronous latency = 3 TCY, where TCY = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
- 3: CLKOUT is available only in INTOSC and RC Oscillator modes.
- 4: For minimum width of INT pulse, refer to AC specifications in Section 25.0 "Electrical Specifications".
- **5:** INTF is enabled to be set any time during the Q4-Q1 cycles.

### 6.4.2.3 RC2/CCP1/CPSB4/TBCKI

These pins are configurable to function as one of the following:

- General purpose I/O
- Capture 1 input, Compare 1 output, and PWM1 output
- Capacitive sensing input
- TimerB Clock input

### 6.4.2.4 RC3/SCK/SCL

These pins are configurable to function as one of the following:

- General purpose I/O
- SPI clock
- I<sup>2</sup>C clock

#### 6.4.2.5 RC4/SDI/SDA

These pins are configurable to function as one of the following:

- General purpose I/O
- SPI data input
- I<sup>2</sup>C data I/O

#### 6.4.2.6 RC5/SDO/CPSA9

These pins are configurable to function as one of the following:

- General purpose I/O
- · SPI data output
- · Capacitive sensing input

#### 6.4.2.7 RC6/TX/CK/CPSA10

These pins are configurable to function as one of the following:

- General purpose I/O
- Asynchronous serial output
- Synchronous clock I/O
- · Capacitive sensing input

#### 6.4.2.8 RC7/RX/DT/CPSA11

These pins are configurable to function as one of the following:

- General purpose I/O
- Asynchronous serial input
- Synchronous serial data I/O
- · Capacitive sensing input

#### TABLE 6-3:SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSELC	ANSC7	ANSC6	ANSC5	—	_	ANSC2	ANSC1	ANSC0	111111	111111
APFCON	_	_	_	_	_	_	SSSEL	CCP2SEL	00	00
CCP1CON		_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
CCP2CON			DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
CPSACON0	CPSAON	CPSARM			CPSARNG1	CPSARNG0	CPSAOUT	TAXCS	00 0000	00 0000
CPSACON1					CPSACH3	CPSACH2	CPSACH1	CPSACH0	0000	0000
CPSBCON0	CPSBON	CPSBRM			CPSBRNG1	CPSBRNG0	CPSBOUT	TBXCS	00 0000	00 0000
CPSBCON1					CPSBCH3	CPSBCH2	CPSBCH1	CPSBCH0	0000	0000
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX XXXX	xxxx xxxx
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC		TMR10N	0000 00-0	uuuu uu-u
TBCON	TMRBON	_	TBCS	TBSE	TBPSA	TBPS2	TBPS1	TBPS0	0-00 0000	0-00 0000
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

## 6.6 **PORTE and TRISE Registers**

PORTE is a 4-bit wide, bidirectional port. The corresponding data direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). The exception is RE3, which is input-only and its TRIS bit will always read as '1'. Example 6-5 shows how to initialize PORTE.

Reading the PORTE register (Register 6-16) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch. RE3 reads '0' when MCLRE = 1.

The TRISE register (Register 6-17) controls the PORTE pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISE register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note:	The ANSELE register must be initialized							
	to configure an analog channel as a digital							
	input. Pins configured as analog inputs							
	will read '0'.							

## **REGISTER 6-16: PORTE: PORTE REGISTER**

110

110

110

#### EXAMPLE 6-5: INITIALIZING PORTE

BANKSEL PORTE	;
CLRF PORTE	;Init PORTE
BANKSEL ANSELE	;
CLRF ANSELE	;digital I/O
BANKSEL TRISE	;
MOVLW B'00001100'	;Set RE<2> as an input
MOVWF TRISE	;and set RE<1:0>
	;as outputs

#### 6.6.1 ANSELE REGISTER

The ANSELE register (Register 6-18) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELE bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELE bits has no affect on digital output functions. A pin with TRIS clear and ANSELE set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

0-0	0-0	0-0	0-0	N-X	N/ VV-X		
—	—	—	_	RE3	RE2	RE1	RE0
bit 7							bit 0
Legend:							

D v

110

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4 Unimplemented: Read as '0'

bit 3-0 **RE<3:0>**: PORTE I/O Pin bits 1 = Port pin is > VIH 0 = Port pin is < VIL

## REGISTER 10-1: FVRCON: FIXED VOLTAGE REFERENCE REGISTER

R-a	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
FVRRDY <sup>(</sup>	<sup>1)</sup> FVREN			CDAFVR1 <sup>(2)</sup>	CDAFVR0 <sup>(2)</sup>	ADFVR1 <sup>(2)</sup>	ADFVR0 <sup>(2)</sup>
bit 7	I			1 -			bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0					as '0'		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	nown
q = Value de	epends on conditio	on					
bit 7	FVRRDY: Fixe	ed Voltage Ref	erence Read	ly Flag bit <sup>(1)</sup>			
	0 = Fixed Vol	tage Reference	e output is no	ot active or stable	9		
1.11.0		lage Reference					
DIT 6	FVREN: Fixed	d voltage Refe		bit			
	0 = Fixed Vol	tage Reference	e is disabled				
bit 5-4	Reserved: Re	ad as '∩' Mair	ntain these hi	its clear			
bit 3-2	CDAFVR<1:0	>: Can Sense	and D/A Con	verter Fixed Vol	tage Reference	Selection bit <sup>(2</sup>	)
Sit o L	00 = CSM and	d D/A Converte	er Fixed Volta	ae Reference P	eripheral outpu	t is off.	
	01 = CSM and	d D/A Converte	er Fixed Volta	age Reference P	eripheral outpu	t is 1x (1.024V)	)
	10 = CSM and	d D/A Converte	er Fixed Volta	age Reference P	eripheral outpu	t is 2x (2.048V)	)
	11 <b>= CSM</b> and	d D/A Converte	er Fixed Volta	age Reference P	eripheral outpu	t is 4x (4.096V)	)
bit 1-0	ADFVR<1:0>	: A/D Converte	r Fixed Volta	ge Reference Se	election bit <sup>(2)</sup>		
	00 = A/D Con	verter Fixed V	oltage Refere	ence Peripheral o	output is off.		
	01 = A/D Con	Nerter Fixed V	oltage Refere	ence Peripheral (	output is 1x (1.0	)24V)	
	10 = A/D Con 11 = A/D Con	verter Fixed V	oltage Refere	ence Peripheral (	output is 2x (2.) output is 4x (4.)	)40V) )96V)	
Note 1: F	FVRRDY is always	s '1' on PIC16F	707 devices.			,	

2: Fixed Voltage Reference output cannot exceed VDD.

## TABLE 10-1: REGISTERS ASSOCIATED WITH VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
FVRCON	FVRRDY	FVREN	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	q000 0000	d000 0000

Legend: Shaded cells are not used by the voltage reference module.

## 13.1 Timer1/3 Operation

The Timer1 and Timer3 modules are 16-bit incrementing counters which are accessed through the TMRxH:TMRxL register pair. Writes to TMRxH or TMRxL directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1/3 is enabled by configuring the TMRxON and TMRxGE bits in the TxCON and TxGCON registers, respectively. Table 13-2 displays the Timer1/3 enable selections.

#### TABLE 13-2: TIMER1/3 ENABLE SELECTIONS

TMRxON	TMRxGE Timer1/ Operatio	
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

## 13.2 Clock Source Selection

The TMRxCS<1:0> bits of the TxCON register and the T1OSCEN bit of the T1CON register are used to select the clock source for Timer1/3. Table 13-3 displays the clock source selections.

#### 13.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMRxH:TMRxL register pair will increment on multiples of Fosc as determined by the Timer1/3 prescaler.

#### 13.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1/3 modules may work as a timer or a counter.

When enabled to count, Timer1/3 is incremented on the rising edge of the external clock input TxCKI or a capacitive sensing oscillator signal. Either of these external clock sources can be synchronized to the microcontroller system clock or they can be run asynchronously. If set for the capacitive sensing oscillator signal, Timer1 will use the CPS A signal and Timer3 will use the CPS B signal (see Table 13-1).

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated internal oscillator circuit. Only one dedicated internal oscillator circuit is available. See **Section 13.4 "Timer1/3 Oscillator**" for more information.

Note:	In Counter mode, a falling edge must be
	registered by the counter prior to the first
	incrementing rising edge after any one or
	more of the following conditions:

- Timer1/3 enabled after POR reset
- Write to TMRxH or TMRxL
- Timer1/3 is disabled
- Timer1/3 is disabled (TMRxON = 0) when TxCKI is high, then Timer1/3 is enabled (TMRxON=1) when TxCKI is low.

#### TABLE 13-3: CLOCK SOURCE SELECTIONS

TMRxCS1	TMRxCS0	T10SCEN	Timer1 Clock Source	Timer3 Clock Source
0	1	x	System Clock (Fosc)	System Clock (Fosc)
0	0	x	Instruction Clock (Fosc/4)	Instruction Clock (Fosc/4)
1	1	x	Capacitive Sensing A Oscillator	Capacitive Sensing B Oscillator
1	0	0	External Clocking on T1CKI Pin	External Clocking on T3CKI Pin
1	0	1	Oscillator Circuit on T1OSI/ T1OSO Pins	Oscillator Circuit on T1OSI/ T1OSO Pins

## 13.6.7 TIMER1/3 GATE TOGGLE MODE

When Timer1/3 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1/3 gate signal, as opposed to the duration of a single level pulse.

The Timer1/3 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 13-4 for timing details.

Timer1/3 Gate Toggle mode is enabled by setting the TxGTM bit of the TxGCON register. When the TxGTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note:	Enabling Toggle mode at the same time
	as changing the gate polarity may result in
	indeterminate operation.

#### 13.6.8 TIMER1/3 GATE SINGLE-PULSE MODE

When Timer1/3 Gate Single-Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1/ 3 Gate Single-Pulse mode is first enabled by setting the TxGSPM bit in the TxGCON register. Next, the TxGGO/DONE bit in the TxGCON register must be set. The Timer1/3 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the TxGGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1/3 until the TxGGO/DONE bit is once again set in software. Clearing the TxGSPM bit of the TxGCON register will also clear the TxGGO/DONE bit. See Figure 13-5 for timing details.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1/3 gate source to be measured. See Figure 13-6 for timing details.

#### 13.6.9 TIMER1/3 GATE VALUE STATUS

When Timer1/3 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the TxGVAL bit in the TxGCON register. The TxGVAL bit is valid even when the Timer1/3 gate is not enabled (TMRxGE bit is cleared).

#### 13.6.10 TIMER1/3 GATE EVENT INTERRUPT

When Timer1/3 gate event interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of TxGVAL occurs, the TMRxGIF flag bit in the PIRx register will be set. If the TMRxGIE bit in the PIEx register is set, then an interrupt will be recognized. See Table 13-7 for interrupt bit locations.

The TMRxGIF flag bit operates even when the Timer1/3 gate is not enabled (TMRxGE bit is cleared).

	Timer1	Timer3
Interrupt Flag	TMR1IF bit in PIR1 register	TMR3IF bit in PIR2 register
Interrupt Enable	TMR1IE bit in PIE1 register	TMR3IE bit in PIE2 register
Gate Interrupt Flag	TMR1GIF bit in PIR1 register	TMR3GIF bit in PIR2 register
Gate Interrupt Enable	TMR1GIE bit in PIE1 register	TMR3GIE bit in PIE2 register

## TABLE 13-7: TIMER1/3 INTERRUPT BIT LOCATIONS

## 13.7 Timer1/3 Interrupt

The Timer1/3 register pair (TMRxH:TMRxL) increments to FFFFh and rolls over to 0000h. When Timer1/3 rolls over, the Timer1/3 interrupt flag bit of the PIRx register is set. See Table 13-7 for interrupt bit locations.

To enable the interrupt on rollover, you must set these bits:

- TMRxON bit of the TxCON register
- TMRxIE bit of the PIEx register
- PEIE bit of the INTCON register
- GIE bit of the INTCON register

The interrupt is cleared by clearing the TMRxIF bit in the Interrupt Service Routine.

Note:	The TMRxH:TMRxL register pair and the
	TMRxIF bit should be cleared before
	enabling interrupts.

## 16.4 Power Modes

The capacitive sensing oscillator can operate in one of seven different power modes. The power modes are separated into two ranges; the low range and the high range.

When the oscillator's low range is selected, the fixed internal voltage references of the capacitive sensing oscillator are being used. When the oscillator's high range is selected, the variable voltage references supplied by the FVR and DAC modules are being used. Selection between the voltage references is controlled by the CPSxRM bit of the CPSxCON0 register. See **Section 16.3 "Voltage References"** for more information.

Within each range there are three distinct power modes; Low, Medium and High. Current consumption is dependent upon the range and mode selected. Selecting power modes within each range is accomplished by configuring the CPSxRNG <1:0> bits in the CPSxCON0 register. See Table 16-2 for proper power mode selection.

The remaining mode is a Noise Detection mode that resides within the high range. The Noise Detection mode is unique in that it disables the sinking and sourcing of current on the analog pin but leaves the rest of the oscillator circuitry active. This reduces the oscillation frequency on the analog pin to zero and also greatly reduces the current consumed by the oscillator module.

When noise is introduced onto the pin, the oscillator is driven at the frequency determined by the noise. This produces a detectable signal at the comparator output, indicating the presence of activity on the pin.

Figure 16-2 shows a more detailed drawing of the current sources and comparators associated with the oscillator.

CPSxRM	Range	CPSxRNG<1:0>	Mode	Nominal Current <sup>(1)</sup>
		00	Off	0.0 µA
0	Low	01	Low	0.1 µA
		10	Medium	1.2 µA
		11	High	18 µA
		00	Noise Detection	0.0 µA
1	High	01	Low	9 µA
		10	Medium	30 µA
		11	High	100 µA

TABLE 16-2: POWER MODE SELECTION

Note: See Section 25.0 "Electrical Specifications" for more information.

## 16.5 Timer Resources

To measure the change in frequency of the capacitive sensing oscillator, a fixed time base is required. For the period of the fixed time base, the capacitive sensing oscillator is used to clock either TimerA/B or Timer1/3 (for CPSA/B, respectively). The frequency of the capacitive sensing oscillator is equal to the number of counts in the timer divided by the period of the fixed time base.

## 16.6 Fixed Time Base

To measure the frequency of the capacitive sensing oscillator, a fixed time base is required. Any timer resource or software loop can be used to establish the fixed time base. It is up to the end user to determine the method in which the fixed time base is generated.

**Note:** The fixed time base can not be generated by the timer resource that the capacitive sensing oscillator is clocking.

R/W-0	0 R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0	
CSRC	C TX9	TXEN <sup>(1)</sup>	SYNC	—	BRGH	TRMT	TX9D	
bit 7							bit 0	
Legend:								
R = Read	able bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'		
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown	
bit 7	CSRC: Clock Asynchronou Don't care Synchronous 1 = Master r 0 = Slave m	x Source Select <u>s mode</u> : <u>mode</u> : mode (clock ge ode (clock from	bit nerated intern n external sou	ally from BRG	;)			
bit 6	<b>TX9:</b> 9-bit Tra 1 = Selects 0 = Selects	<ul> <li>TX9: 9-bit Transmit Enable bit</li> <li>1 = Selects 9-bit transmission</li> <li>0 = Selects 8-bit transmission</li> </ul>						
bit 5	<b>TXEN:</b> Trans 1 = Transmit 0 = Transmit	mit Enable bit <sup>(1</sup> : enabled : disabled	)					
bit 4	SYNC: AUSA 1 = Synchron 0 = Asynchron	SYNC: AUSART Mode Select bit 1 = Synchronous mode 0 = Asynchronous mode						
bit 3	bit 3 Unimplemented: Read as '0'							
bit 2	BRGH: High Asynchronou 1 = High spe 0 = Low spe Synchronous Unused in thi	Baud Rate Sel s mode: ed ed <u>mode:</u> s mode	ect bit					
bit 1	TRMT: Trans 1 = TSR em 0 = TSR full	mit Shift Regist pty	er Status bit					
bit 0	<b>TX9D:</b> Ninth Can be addre	bit of Transmit ess/data bit or a	Data a parity bit.					
Note 1:	SREN/CREN over	rides TXEN in	Synchronous	mode.				

## REGISTER 18-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

FIGURE 18-8:	SYNCHRONOUS RECEPTION (MASTER MODE, SREN)
RX/DT pin	bit 0         bit 2         bit 3         bit 4         bit 5         bit 6         bit 7
TX/CK pin	
Write to bit SREN	
SREN bit	
CREN bit	.0,
RCIF bit (Interrupt) ————	
Read RCREG	f1
Note: Timing c	liagram demonstrates Synchronous Master mode with bit SREN = $1$ and bit BRGH = $0$ .

#### TABLE 18-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSELC	ANSC7	ANSC6	ANSC5		_	ANSC2	ANSC1	ANSC0	111111	111111
INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000x
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
RCREG	AUSART Receive Data Register						0000 0000	0000 0000		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000X	0000 000X
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous master reception.

#### 18.3.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the AUSART for synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the AUSART.

#### 18.3.2.1 AUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (refer to **Section 18.3.1.2 "Synchronous Master Transmission")**, except in the case of the Sleep mode.

### 19.1.1.3 Master Mode Setup

In Master mode, the data is transmitted/received as soon as the SSPBUF register is loaded with a byte value. If the master is only going to receive, SDO output could be disabled (programmed and used as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate.

When initializing SPI Master mode operation, several options need to be specified. This is accomplished by programming the appropriate control bits in the SSPCON and SSPSTAT registers. These control bits allow the following to be specified:

- · SCK as clock output
- Idle state of SCK (CKP bit)
- Data input sample phase (SMP bit)
- Output data on rising/falling edge of SCK (CKE bit)
- · Clock bit rate

In Master mode, the SPI clock rate (bit rate) is user selectable to be one of the following:

- Fosc/4 (or TCY)
- Fosc/16 (or 4 TCY)
- Fosc/64 (or 16 TCY)
- (Timer2 output)/2

This allows a maximum data rate of 5 Mbps (at Fosc = 20 MHz).

Figure 19-3 shows the waveforms for Master mode. The clock polarity is selected by appropriately programming the CKP bit of the SSPCON register. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The sample time of the input data is shown based on the state of the SMP bit and can occur at the middle or end of the data output time. The time when the SSPBUF is loaded with the received data is shown.

#### 19.1.1.4 Sleep in Master Mode

In Master mode, all module clocks are halted and the transmission/reception will remain in their current state, paused, until the device wakes from Sleep. After the device wakes up from Sleep, the module will continue to transmit/receive data.

RLF	Rotate Left f through Carry									
Syntax:	[ <i>label</i> ] RLF f,d									
Operands:	$0 \le f \le 127$ $d \in [0,1]$									
Operation:	See description below									
Status Affected:	С									
Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.									
Words:	1									
Cycles:	1									
Example:	RLF REG1,0									
	Before Instruction									
	REG1 = 1110 0110									
	C = 0									
	After Instruction									
	REG1 = 1110 0110									
	W = 1100 1100									
	C = 0 After Instruction REG1 = 1110 0110 W = 1100 1100 C = 1									

SLEEP	Enter Sleep mode
Syntax:	[ label ] SLEEP
Operands:	None
Operation:	$\begin{array}{l} \text{00h} \rightarrow \text{WDT,} \\ 0 \rightarrow \text{WDT prescaler,} \\ 1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Description:	The power-down Status bit, $\overline{PD}$ is cleared. Time-out Status bit, $\overline{TO}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

RRF	Rotate Right f through Carry							
Syntax:	[ <i>label</i> ] RRF f,d							
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in \left[0,1\right] \end{array}$							
Operation:	See description below							
Status Affected:	С							
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.							
	C Register f							

SUBLW	Subtract W from literal							
Syntax:	[ <i>label</i> ] SUBLW k							
Operands:	$0 \le k \le 255$							
Operation:	$k - (W) \to (W)$							
Status Affected:	C, DC, Z							
Description:	The W regist complemen literal 'k'. Th W register.	ster is subtracted (2's t method) from the 8-bit he result is placed in the						
	<b>C</b> = 0	W > k						
	<b>C</b> = 1	$W \leq k$						
	DC = 0	W<3:0> > k<3:0>						

**DC** = 1

W<3:0> ≤ k<3:0>

SUBWF	Subtract W from f						
Syntax:	[label] SUBWF f,d						
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$						
Operation:	(f) - (W) $\rightarrow$	(f) - (W) $\rightarrow$ (destination)					
Status Affected:	: C, DC, Z						
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f.						
	<b>C</b> = 0	W > f					
	<b>C</b> = 1	$W \leq f$					

DC = 0

**DC** = 1

W < 3:0 > f < 3:0 > W < 3:0 > f < 3:0 > 0

XORLW	Exclusive OR literal with W						
Syntax:	[ <i>label</i> ] XORLW k						
Operands:	$0 \le k \le 255$						
Operation:	(W) .XOR. $k \rightarrow (W)$						
Status Affected:	Z						
Description:	The contents of the W register are XOR'ed with the 8-bit literal 'k'. The result is placed in the W register.						

SWAPF	Swap Nibbles in f							
Syntax:	[label] SWAPF f,d							
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$							
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$							
Status Affected:	None							
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.							

XORWF	Exclusive OR W with f							
Syntax:	[label] XORWF f,d							
Operands:	$0 \le f \le 127$ $d \in [0,1]$							
Operation:	(W) .XOR. (f) $\rightarrow$ (destination)							
Status Affected:	Z							
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.							

	DC C	HARACTERISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature -40°C} \leq TA \leq +85°C \mbox{ for industrial} \\ -40°C \leq TA \leq +125°C \mbox{ for extended} \end{array}$						
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
D130	Eр	Cell Endurance	100	1k	—	E/W	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$		
D131		VDD for Read	Vmin	—	_	V			
		Voltage on MCLR/VPP during Erase/Program	8.0	_	9.0	V	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$		
		VDD for Bulk Erase	2.7	3	—	V	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$		
D132	VPEW	VDD for Write or Row Erase	2.7	_	-	V	VMIN = Minimum operating voltage VMAX = Maximum operating voltage		
	IPPPGM	Current on MCLR/VPP during Erase/Write	_	-	5.0	mA	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$		
	IDDPGM	Current on VDD during Erase/ Write	_		5.0	mA	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$		
D133	TPEW	Erase/Write cycle time	_		2.8	ms	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$		
D134	TRETD	Characteristic Retention	40	_	_	Year	Provided no other specifications are violated		
		VCAP Capacitor Charging	·	·	·	·	·		
D135		Charging current	_	200	_	μΑ			
D135A		Source/sink capability when charging complete	_	0.0	_	mA			

## 25.4 DC Characteristics: PIC16(L)F707-I/E (Continued)

**Legend:** TBD = To Be Determined

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

**3:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.

## TABLE 25-2: OSCILLATOR PARAMETERS

Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions
OS08	HFosc	Internal Calibrated HFINTOSC Frequency <sup>(2)</sup>	±2%		16.0		MHz	$\begin{array}{l} 0^{\circ}C \leq TA \leq +85^{\circ}C, \\ VDD \geq 2.5V \end{array}$
			±5%		16.0		MHz	$\text{-40°C} \leq \text{TA} \leq \text{+125°C}$
OS08A	MFosc	Internal Calibrated MFINTOSC Frequency <sup>(2)</sup>	±2%		500		kHz	$0^{\circ}C \le TA \le +85^{\circ}C$ VDD $\ge 2.5V$
			±5%		500	10	kHz	$\text{-40°C} \leq \text{TA} \leq \text{+125°C}$
OS10*	TIOSC ST	HFINTOSC Wake-up from Sleep Start-up Time			5	8	μS	
		MFINTOSC Wake-up from Sleep Start-up Time	—	—	20	30	μS	

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

2: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 µF and 0.01 µF values in parallel are recommended.

3: By design.

### FIGURE 25-7: CLKOUT AND I/O TIMING





FIGURE 26-26: PIC16LF707 TYPICAL IDD vs. Fosc OVER VDD, INTOSC MODE





## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] <sup>(1)</sup> Tape and Reel Option	X   Temperature Range	/XX   Package	XXX Pattern	Exa a) b)	ample PIC pacl PIC age	es: 16F707-E/P 301 = Extended Temp., PDIP kage, QTP pattern #301 16F707-I/ML = Industrial Temp., QFN pack-
Device:	PIC16F707, PIC16(	L)F707 <sup>(1)</sup>					
Tape and Reel Option:	Blank = Standard T = Tape and	l packaging (tube o l Reel <sup>(1)</sup>	or tray)				
Temperature Range:	$ \begin{array}{rcl} I & = & -40^{\circ}C \text{ to} \\ E & = & -40^{\circ}C \text{ to} \end{array} $	+85°C (Indus +125°C (Exten	trial) ided)				
Package: Pattern:	MV = Micro Le ML = Micro Le P = PDIP PT = TQFP (T QTP, SQTP, Code of (blank otherwise)	ad Frame (UQFN) ad Frame (QFN) hin Quad Flatpack or Special Requirer	s) ments		Not	te 1:	Tape and Reel identifier only appears in the catalog part number description. This identi- fier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Pael option
	(DIATIK OTTERWISE)						availability with the Tape and Keel option.