



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 36 |
| Program Memory Size | 14KB (8K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 363 x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 14x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-VQFN Exposed Pad |
| Supplier Device Package | 44-QFN (8x8) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lf707t-i-ml |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Two Capture, Compare, PWM modules (CCP):
 - 16-bit Capture, max. resolution 12.5 ns
 - 16-bit Compare, max. resolution 200 ns
 - 10-bit PWM, max. frequency 20 kHz
- Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART)
- Synchronous Serial Port (SSP):
 - SPI (Master/Slave)
 - I²C (Slave) with Address Mask

- Voltage Reference module:
 - Fixed Voltage Reference (FVR) with 1.024V, 2.048V and 4.096V output levels
 - 5-bit rail-to-rail resistive DAC with positive reference selection

| Device | Program Memory Flash (words) | SRAM (bytes) | High Endurance Flash (bytes) | I/Os | Capacitive Touch Channels | 8-bit A/D (ch) | AUSART | ССР | Timers 8/16-bit |
|--------------|---------------------------------------|-----------------|------------------------------------|------|------------------------------|-------------------|--------|-----|--------------------|
| PIC16(L)F707 | 8192 | 363 | 128 | 36 | 32 | 14 | Yes | 2 | 4/2 |

PIN DIAGRAMS

| FIGURE 1: | 40-PIN PDIP | | | |
|-----------|---|----------|--------------|--------------------------------------|
| | | | | |
| | | , | | <u>_</u> ا |
| | | 1 | 4 | 0 RB7/CPSB15/ICSPDAT |
| | VCAP ⁽³⁾ /SS ⁽²⁾ /AN0/RA0 | 2 | 3 | 9 RB6/CPSB14/ICSPCLK |
| | CPSA0/AN1/RA1 | 3 | 3 | 8 RB5/AN13/CPSB13/T1G/T3CKI |
| | DACOUT/CPSA1/AN2/RA2 | 4 | 3 | 7 RB4/AN11/CPSB12 |
| | CPSA2/VREF/AN3/RA3 | 5 | 3 | 6 RB3/AN9/CPSB11/CCP2 ⁽¹⁾ |
| | TACKI/T0CKI/CPSA3/RA4 | 6 | 3 | 5 RB2/AN8/CPSB10 |
| | VCAP ⁽³⁾ /SS ⁽²⁾ /CPSA4/AN4/RA5 | 7 | 20 3 | 4 RB1/AN10/CPSB9 |
| | CPSA5/AN5/RE0 | 8 | <u>н</u> з | 3 RB0/AN12/CPSB8/INT |
| | CPSA6/AN6/RE1 | 9 | 9 | |
| | CPSA7/AN7/RE2 | 10 | OIA 3 | 1 Vss |
| | | 11 | 3 | 0 RD7/CPSA15 |
| | Vss 🗌 | 12 | 1 9 2 | 9]RD6/CPSA14 |
| | CLKIN/OSC1/CPSB0/RA7 | 13 | 5 2 | 8 RD5/CPSA13 |
| VCA | NP ⁽³⁾ /CLKOUT/OSC2/CPSB1/RA6 | 14 | ב 2 | 7 RD4/CPSA12 |
| | T1CKI/T1OSO/CPSB2/RC0 | 15 | 2 | 6 RC7/CPSA11/RX/DT |
| | CCP2 ⁽¹⁾ /T1OSI/CPSB3/RC1 | 16 | 2 | 5 RC6/CPSA10/TX/CK |
| | TBCKI/CCP1/CPSB4/RC2 | 17 | 2 | 4 RC5/CPSA9/SDO |
| | SCL/SCK/RC3 | 18 | 2 | 3 RC4/SDI/SDA |
| | T3G/CPSB5/RD0 | 19 | 2 | 2 RD3/CPSA8 |
| | CPSB6/RD1 | 20 | 2 | 1 RD2/CPSB7 |
| | | <u> </u> | | |
| | | | | |

Note 1: CCP2 pin location may be selected as RB3 or RC1.

- 2: SS pin location may be selected as RA5 or RA0.
- 3: PIC16F707 only.

2.2.2.2 OPTION Register

The OPTION register, shown in Register 2-2, is a readable and writable register, which contains various control bits to configure:

- Timer0/WDT prescaler
- External RB0/INT interrupt
- Timer0
- Weak pull-ups on PORTB

Note: To achieve a 1:1 prescaler assignment for Timer0, assign the prescaler to the WDT by setting PSA bit of the OPTION register to '1'. Refer to Section 13.3 "Timer1/3 Prescaler".

REGISTER 2-2: OPTION_REG: OPTION REGISTER

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|-------|--------|--------|--------|-------|-------|-------|-------|
| RBPU | INTEDG | TMR0CS | TMR0SE | PSA | PS2 | PS1 | PS0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 7 | RBPU: PORTB Pul | I-up Enable bi | t | | |
|---------|--|---|--|----------------------------|-----|
| | 1 = PORTB pull-up 0 = PORTB pull-up | s are disabled s are enabled | by individual | bits in the WPUB regist | ter |
| bit 6 | INTEDG: Interrupt | Edge Select bi | it | | |
| | 1 = Interrupt on risi 0 = Interrupt on falli | ng edge of RB ng edge of RB | 0/INT pin 30/INT pin | | |
| bit 5 | TMR0CS: Timer0 C | lock Source S | Select bit | | |
| | 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (Fosc/4) | | | | |
| bit 4 | TMR0SE: Timer0 S | ource Edge S | elect bit | | |
| | 1 = Increment on hi 0 = Increment on lo | gh-to-low tran w-to-high tran | sition on RA4 sition on RA4 | 4/T0CKI pin 4/T0CKI pin | |
| bit 3 | PSA: Prescaler Ass | signment bit | | | |
| | 1 = Prescaler is ass 0 = Prescaler is ass | signed to the V signed to the T | VDT īmer0 modul | e | |
| bit 2-0 | PS<2:0>: Prescale | r Rate Select b | oits | | |
| | Bit Value | Timer0 Rate | WDT Rate | | |
| | 000 001 010 011 100 101 | 1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 | 1 : 1 1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 | | |
| | 110 111 | 1:128 | 1:64 1:128 | | |
| | | 1.200 | 1.120 | | |

3.1 MCLR

The PIC16(L)F707 has a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

It should be noted that a Reset does not drive the $\overline{\text{MCLR}}$ pin low.

Voltages applied to the pin that exceed its specification can result in both MCLR Resets and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 3-2, is suggested.

An internal $\overline{\text{MCLR}}$ option is enabled by clearing the MCLRE bit in the Configuration Word register. When MCLRE = 0, the Reset signal to the chip is generated internally. When the MCLRE = 1, the RE3/MCLR pin becomes an external Reset input. In this mode, the RE3/MCLR pin has a weak pull-up to VDD. In-Circuit Serial Programming is not affected by selecting the internal MCLR option.





3.2 Power-on Reset (POR)

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. A maximum rise time for VDD is required. See **Section 25.0 "Electrical Specifications"** for details. If the BOR is enabled, the maximum rise time specification does not apply. The BOR circuitry will keep the device in Reset until VDD reaches VBOR (see **Section 3.5** "**Brown-Out Reset (BOR)**").

When the device starts normal operation (exits the Reset condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to Application Note AN607, *Power-up Trouble Shooting* (DS00607).

3.3 Power-up Timer (PWRT)

The Power-up Timer provides a fixed 64 ms (nominal) time-out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates from the WDT oscillator. For more information, see **Section 7.3** "Internal Clock Modes". The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A Configuration bit, PWRTE, can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should be enabled when Brown-out Reset is enabled, although it is not required.

The Power-up Timer delay will vary from chip-to-chip and vary due to:

- VDD variation
- Temperature variation
- · Process variation

See DC parameters for details (Section 25.0 "Electrical Specifications").

Note: The Power-up Timer is enabled by the PWRTE bit in the Configuration Word 1.

3.4 Watchdog Timer (WDT)

The WDT has the following features:

- Shares an 8-bit prescaler with Timer0
- Time-out period is from 17 ms to 2.2 seconds, nominal
- Enabled by a Configuration bit

WDT is cleared under certain conditions described in Table 3-3.

3.4.1 WDT OSCILLATOR

The WDT derives its time base from 31 kHz internal oscillator.

Note: When the Oscillator Start-up Timer (OST) is invoked, the WDT is held in Reset, because the WDT Ripple Counter is used by the OST to perform the oscillator delay count. When the OST count has expired, the WDT will begin counting (if enabled).

| TABLE 5-5. | | | | | | |
|------------|----------|---|--------------------------|--|--|--|
| Register | Address | Power-on Reset/ Brown-out Reset ⁽¹⁾ | MCLR Reset/ WDT Reset | Wake-up from Sleep through Interrupt/Time-out | | |
| ADCON0 | 1Fh | 00 0000 | 00 0000 | uu uuuu | | |
| OPTION_REG | 81h/181h | 1111 1111 | 1111 1111 | սսսս սսսս | | |
| TRISA | 85h | 1111 1111 | 1111 1111 | uuuu uuuu | | |
| TRISB | 86h | 1111 1111 | 1111 1111 | սսսս սսսս | | |
| TRISC | 87h | 1111 1111 | 1111 1111 | uuuu uuuu | | |
| TRISD | 88h | 1111 1111 | 1111 1111 | uuuu uuuu | | |
| TRISE | 89h | 1111 | 1111 | uuuu | | |
| PIE1 | 8Ch | 0000 0000 | 0000 0000 | uuuu uuuu | | |
| PIE2 | 8Dh | 00000 | 00000 | uuuuu | | |
| PCON | 8Eh | dd | uu ^(1,5) | uu | | |
| T1GCON | 8Fh | 0000 0x00 | uuuu uxuu | uuuu uxuu | | |
| OSCCON | 90h | 10 qq | 10 qq | uu qq | | |
| OSCTUNE | 91h | 00 0000 | uu uuuu | uu uuuu | | |
| PR2 | 92h | 1111 1111 | 1111 1111 | uuuu uuuu | | |
| SSPADD | 93h | 0000 0000 | 0000 0000 | սսսս սսսս | | |
| SSPMSK | 93h | 1111 1111 | 1111 1111 | uuuu uuuu | | |
| SSPSTAT | 94h | 0000 0000 | 0000 0000 | uuuu uuuu | | |
| WPUB | 95h | 1111 1111 | 1111 1111 | սսսս սսսս | | |
| IOCB | 96h | 0000 0000 | 0000 0000 | սսսս սսսս | | |
| T3CON | 97h | 0000 -0-0 | 0000 -0-0 | uuuu -u-u | | |
| TXSTA | 98h | 0000 -010 | 0000 -010 | uuuu -uuu | | |
| SPBRG | 99h | 0000 0000 | 0000 0000 | սսսս սսսս | | |
| TMR3L | 9Ah | XXXX XXXX | սսսս սսսս | սսսս սսսս | | |
| TMR3H | 9Bh | xxxx xxxx | սսսս սսսս | սսսս սսսս | | |
| APFCON | 9Ch | 00 | 00 | uu | | |
| FVRCON | 9Dh | q000 0000 | q000 0000 | q000 0000 | | |
| ADCON1 | 9Fh | -00000 | -00000 | -uuuuu | | |
| TACON | 105h | 0-00 0000 | 0-00 0000 | u-uu uuuu | | |
| CPSBCON0 | 106h | 00 0000 | 00 0000 | uu uuuu | | |
| CPSBCON1 | 107h | 0000 | 0000 | uuuu | | |
| CPSACON0 | 108h | 00 0000 | 00 0000 | uu uuuu | | |
| CPSACON1 | 109h | 0000 | 0000 | uuuu | | |
| PMDATL | 10Ch | xxxx xxxx | xxxx xxxx | սսսս սսսս | | |
| PMADRL | 10Dh | xxxx xxxx | XXXX XXXX | սսսս սսսս | | |
| PMDATH | 10Eh | xx xxxx | xx xxxx | uu uuuu | | |
| PMADRH | 10Fh | x xxxx | x xxxx | u uuuu | | |
| TMRA | 110h | 0000 0000 | 0000 0000 | uuuu uuuu | | |

TABLE 3-5: INITIALIZATION CONDITION FOR REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 and PIR2 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 3-2 for Reset value for specific condition.

5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

4.5.5 PIR2 REGISTER

The PIR2 register contains the interrupt flag bits, as shown in Register 4-5.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 4-5: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0 |
|---------|--------|--------|--------|-----|-----|-----|--------|
| TMR3GIF | TMR3IF | TMRBIF | TMRAIF | — | — | — | CCP2IF |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 7 | TMR3GIF: Timer3 Gate Interrupt Flag bit |
|---------|---|
| | 1 = Timer3 gate is inactive0 = Timer3 gate is active |
| bit 6 | TMR3IF: Timer3 Overflow Interrupt Flag bit |
| | 1 = Timer3 register overflowed (must be cleared in software) 0 = Timer3 register did not overflow |
| bit 5 | TMRBIF: TimerB Overflow Interrupt Flag bit |
| | 1 = TimerB register has overflowed (must be cleared in software) 0 = TimerB register did not overflow |
| bit 4 | TMRAIF: TimerA Overflow Interrupt Flag bit |
| | 1 = TimerA register has overflowed (must be cleared in software) 0 = TimerA register did not overflow |
| bit 3-1 | Unimplemented: Read as '0' |
| bit 0 | CCP2IF: CCP2 Interrupt Flag bit |
| | Capture Mode1 = A Timer1 register capture occurred (must be cleared in software)0 = No Timer1 register capture occurredCompare Mode1 = A Timer1 register compare match occurred (must be cleared in software)0 = No Timer1 register compare match occurredPWM ModeUnused in this mode |

7.0 OSCILLATOR MODULE

7.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 7-1 illustrates a block diagram of the oscillator module.

Clock sources can be configured from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system can be configured to use an internal calibrated high-frequency oscillator as clock source, with a choice of selectable speeds via software.

Clock source modes are configured by the FOSC bits in Configuration Word 1 (CONFIG1). The oscillator module can be configured for one of eight modes of operation.

- 1. RC External Resistor-Capacitor (RC) with Fosc/4 output on OSC2/CLKOUT.
- 2. RCIO External Resistor-Capacitor (RC) with I/O on OSC2/CLKOUT.
- 3. INTOSC Internal oscillator with Fosc/4 output on OSC2 and I/O on OSC1/CLKIN.
- 4. INTOSCIO Internal oscillator with I/O on OSC1/CLKIN and OSC2/CLKOUT.
- 5. EC External clock with I/O on OSC2/CLKOUT.
- HS High Gain Crystal or Ceramic Resonator mode.
- 7. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode.
- 8. LP Low-Power Crystal mode.



FIGURE 7-1: SIMPLIFIED PIC[®] MCU CLOCK SOURCE BLOCK DIAGRAM

13.0 TIMER1/3 MODULES WITH GATE CONTROL

The Timer1 and Timer3 modules are 16-bit timers/ counters with the following features:

- 16-bit timer/counter register pair (TMRxH:TMRxL)
- Programmable internal or external clock source
- 3-bit prescaler
- Dedicated LP oscillator circuit (Timer1 only)
- Synchronous or asynchronous operation
- Multiple Timer1/3 gate (count enable) sources
- · Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function (Timer1 only)
- Special Event Trigger with CCP (Timer1 only)
- Selectable Gate Source Polarity
- Gate Toggle mode
- Gate Single-pulse mode
- Gate Value Status
- · Gate Event Interrupt

Figure 13-1 is a block diagram of the Timer1/3 modules.

16.4 Power Modes

The capacitive sensing oscillator can operate in one of seven different power modes. The power modes are separated into two ranges; the low range and the high range.

When the oscillator's low range is selected, the fixed internal voltage references of the capacitive sensing oscillator are being used. When the oscillator's high range is selected, the variable voltage references supplied by the FVR and DAC modules are being used. Selection between the voltage references is controlled by the CPSxRM bit of the CPSxCON0 register. See **Section 16.3 "Voltage References"** for more information.

Within each range there are three distinct power modes; Low, Medium and High. Current consumption is dependent upon the range and mode selected. Selecting power modes within each range is accomplished by configuring the CPSxRNG <1:0> bits in the CPSxCON0 register. See Table 16-2 for proper power mode selection.

The remaining mode is a Noise Detection mode that resides within the high range. The Noise Detection mode is unique in that it disables the sinking and sourcing of current on the analog pin but leaves the rest of the oscillator circuitry active. This reduces the oscillation frequency on the analog pin to zero and also greatly reduces the current consumed by the oscillator module.

When noise is introduced onto the pin, the oscillator is driven at the frequency determined by the noise. This produces a detectable signal at the comparator output, indicating the presence of activity on the pin.

Figure 16-2 shows a more detailed drawing of the current sources and comparators associated with the oscillator.

| CPSxRM | Range | CPSxRNG<1:0> | Mode | Nominal Current ⁽¹⁾ |
|--------|-------|--------------|-----------------|--------------------------------|
| | | 00 | Off | 0.0 µA |
| 0 | Low | 01 | Low | 0.1 µA |
| | | 10 | Medium | 1.2 µA |
| | | 11 | High | 18 µA |
| | | 00 | Noise Detection | 0.0 µA |
| 1 | High | 01 | Low | 9 µA |
| | | 10 | Medium | 30 µA |
| | | 11 | High | 100 µA |

TABLE 16-2: POWER MODE SELECTION

Note: See Section 25.0 "Electrical Specifications" for more information.

16.5 Timer Resources

To measure the change in frequency of the capacitive sensing oscillator, a fixed time base is required. For the period of the fixed time base, the capacitive sensing oscillator is used to clock either TimerA/B or Timer1/3 (for CPSA/B, respectively). The frequency of the capacitive sensing oscillator is equal to the number of counts in the timer divided by the period of the fixed time base.

16.6 Fixed Time Base

To measure the frequency of the capacitive sensing oscillator, a fixed time base is required. Any timer resource or software loop can be used to establish the fixed time base. It is up to the end user to determine the method in which the fixed time base is generated.

Note: The fixed time base can not be generated by the timer resource that the capacitive sensing oscillator is clocking.

19.1.1.3 Master Mode Setup

In Master mode, the data is transmitted/received as soon as the SSPBUF register is loaded with a byte value. If the master is only going to receive, SDO output could be disabled (programmed and used as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate.

When initializing SPI Master mode operation, several options need to be specified. This is accomplished by programming the appropriate control bits in the SSPCON and SSPSTAT registers. These control bits allow the following to be specified:

- · SCK as clock output
- Idle state of SCK (CKP bit)
- Data input sample phase (SMP bit)
- Output data on rising/falling edge of SCK (CKE bit)
- · Clock bit rate

In Master mode, the SPI clock rate (bit rate) is user selectable to be one of the following:

- Fosc/4 (or TCY)
- Fosc/16 (or 4 TCY)
- Fosc/64 (or 16 TCY)
- (Timer2 output)/2

This allows a maximum data rate of 5 Mbps (at Fosc = 20 MHz).

Figure 19-3 shows the waveforms for Master mode. The clock polarity is selected by appropriately programming the CKP bit of the SSPCON register. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The sample time of the input data is shown based on the state of the SMP bit and can occur at the middle or end of the data output time. The time when the SSPBUF is loaded with the received data is shown.

19.1.1.4 Sleep in Master Mode

In Master mode, all module clocks are halted and the transmission/reception will remain in their current state, paused, until the device wakes from Sleep. After the device wakes up from Sleep, the module will continue to transmit/receive data.



EXAMPLE 19-1: LOADING THE SSPBUF (SSPSR) REGISTER

| LOOP | BANKSEL BTFSS GOTO DANKSEL | SSPSTAT SSPSTAT, BF LOOP | ; ;Has data been received(transmit complete)? ;No |
|------|-------------------------------------|--|---|
| | MOVF MOVWF MOVF | SSPBOF SSPBUF, W RXDATA TXDATA, W | ;WREG reg = contents of SSPBUF ;Save in user RAM, if data is meaningful ;W reg = contents of TXDATA |
| | MOVWF | SSPBUF | ;New data to xmit |

| RETFIE | Return from Interrupt |
|------------------|--|
| Syntax: | [label] RETFIE |
| Operands: | None |
| Operation: | $\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$ |
| Status Affected: | None |
| Description: | Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a 2-cycle instruction. |
| Words: | 1 |
| Cycles: | 2 |
| Example: | RETFIE |
| | After Interrupt PC = TOS GIE = 1 |

| RETLW | Return with literal in W |
|------------------|---|
| Syntax: | [<i>label</i>] RETLW k |
| Operands: | $0 \le k \le 255$ |
| Operation: | $k \rightarrow (W);$ TOS $\rightarrow PC$ |
| Status Affected: | None |
| Description: | The W register is loaded with the 8-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a 2-cycle instruction. |
| Words: | 1 |
| Cycles: | 2 |
| Example: | CALL TABLE;W contains table |
| TABLE | <pre>;offset value ;W now has table value ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; RETLW kn ; End of table Before Instruction W = 0x07 After Instruction W = value of k8</pre> |
| RETURN | Return from Subroutine |
| Syntax: | [label] RETURN |
| Operands: | None |
| Operation: | $TOS \rightarrow PC$ |
| Status Affected: | None |
| Description: | Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a 2-cycle instruc- tion. |

24.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

24.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

25.2 DC Characteristics: PIC16(L)F707-I/E (Industrial, Extended) (Continued)

| PIC16LF | 707 | | | | | | | | | | |
|--|-----------------|-----------------------|------------------------|-------------------|--|--|-----------------------------|--|--|--|--|
| PIC16F7 | 07 | Standard Operating | d Operati g tempera | ng Condi ature | tions (unl -40°C ≤ T/ -40°C ≤ T/ | ess otherwise stated) ≤ +85°C for industrial ≤ +125°C for extended | | | | | |
| Param | Device | Min | Tynt | Max | Units | | Conditions | | | | |
| No. | Characteristics | | VDD | | Vdd | Note | | | | | |
| Supply Current (IDD) ^(1, 2) | | | | | | | | | | | |
| D014 | | | 290 | 330 | μA | 1.8 | Fosc = 4 MHz | | | | |
| | | _ | 460 | 500 | μA | 3.0 | EC Oscillator mode | | | | |
| D014 | | | 300 | 430 | μA | 1.8 | Fosc = 4 MHz | | | | |
| | | | 450 | 655 | μA | 3.0 | EC Oscillator mode (Note 5) | | | | |
| | | | 500 | 730 | μA | 5.0 | | | | | |
| D015 | | _ | 100 | 130 | μA | 1.8 | Fosc = 500 kHz | | | | |
| | | _ | 120 | 150 | μA | 3.0 | MFINTOSC mode | | | | |
| D015 | | _ | 115 | 195 | μΑ | 1.8 | Fosc = 500 kHz | | | | |
| | | _ | 135 | 200 | μA | 3.0 | MFINTOSC mode (Note 5) | | | | |
| | | _ | 150 | 220 | μA | 5.0 | | | | | |
| D016 | | - | 650 | 800 | μΑ | 1.8 | Fosc = 8 MHz | | | | |
| | | — | 1000 | 1200 | μΑ | 3.0 | HFINTOSC mode | | | | |
| D016 | | _ | 625 | 850 | μA | 1.8 | Fosc = 8 MHz | | | | |
| | | _ | 1000 | 1200 | μΑ | 3.0 | HFINTOSC mode (Note 5) | | | | |
| | | _ | 1100 | 1500 | μA | 5.0 | | | | | |
| D017 | | _ | 1.0 | 1.2 | mA | 1.8 | Fosc = 16 MHz | | | | |
| | | — | 1.5 | 1.85 | mA | 3.0 | HFINTOSC mode | | | | |
| D017 | | _ | 1 | 1.2 | mA | 1.8 | Fosc = 16 MHz | | | | |
| | | _ | 1.5 | 1.7 | mA | 3.0 | HFINTOSC mode (Note 5) | | | | |
| | | — | 1.7 | 2.1 | mA | 5.0 | | | | | |
| D018 | | — | 210 | 240 | μΑ | 1.8 | Fosc = 4 MHz | | | | |
| | | — | 340 | 380 | μΑ | 3.0 | EXTRC mode (Note 3, Note 5) | | | | |
| D018 | | _ | 225 | 320 | μΑ | 1.8 | Fosc = 4 MHz | | | | |
| | | _ | 360 | 445 | μΑ | 3.0 | EXTRC mode (Note 3, Note 5) | | | | |
| | | _ | 410 | 650 | μΑ | 5.0 | | | | | |
| D019 | | _ | 1.6 | 1.9 | mA | 3.0 | Fosc = 20 MHz | | | | |
| | | _ | 2.0 | 2.8 | mA | 3.6 | HS Oscillator mode | | | | |
| D019 | | | 1.6 | 2 | mA | 3.0 | Fosc = 20 MHz | | | | |
| | | — | 1.9 | 3.2 | mA | 5.0 | HS Oscillator mode (Note 5) | | | | |

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

4: FVR and BOR are disabled.

5: 0.1 μF capacitor on VCAP (RA0).

25.3 DC Characteristics: PIC16(L)F707-I/E (Power-Down) (Continued)

| PIC16LF707 | | | $\begin{tabular}{lllllllllllllllllllllllllllllllllll$ | | | | | | | | |
|--|------------------------|-----|---|--------------------------------|-----------------------------|---|---------------------------------|----------------------------------|--|--|--|
| PIC16F707 | | | Standa Operati | rd Operation ng temperation | t ing Cond rature | itions (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended | | | | | |
| Param | Device Characteristics | Min | Tynt | Max. | Max. C +125°C | Units | Conditions | | | | |
| No. | Device Undracteristics | | +85°C | +85°C | | onita | Vdd | Note | | | |
| Power-down Base Current (IPD) ⁽²⁾ | | | | | | | | | | | |
| D027 | - | | 0.06 | 0.7 | 5.0 | μΑ | 1.8 | A/D Current (Note 1, Note 4), no | | | |
| | | — | 0.08 | 1.0 | 5.5 | μΑ | 3.0 | conversion in progress | | | |
| D027 | | _ | 6 | 10.7 | 18 | μA | 1.8 | A/D Current (Note 1, Note 4), no | | | |
| | | — | 7 | 10.6 | 20 | μA | 3.0 | conversion in progress | | | |
| | | — | 7.2 | 11.9 | 22 | μA | 5.0 | | | | |
| D027A | | — | 250 | 400 | _ | μA | 1.8 | A/D Current (Note 1, Note 4), | | | |
| | | — | 250 | 400 | — | μA | 3.0 | conversion in progress | | | |
| D027A | | — | 280 | 430 | | μA | 1.8 | A/D Current (Note 1, Note 4, | | | |
| | — | 280 | 430 | _ | μΑ | 3.0 | Note 5), conversion in progress | | | | |
| | | — | 280 | 430 | | μA | 5.0 |] | | | |
| D028 | | — | 2.2 | 3.2 | 14.4 | μA | 1.8 | Cap Sense Low Range | | | |
| | | — | 3.3 | 4.4 | 15.6 | μΑ | 3.0 | Low Power | | | |
| D028 | | — | 6.5 | 13 | 21 | μA | 1.8 | Cap Sense Low Range | | | |
| | | — | 8 | 14 | 23 | μA | 3.0 | Low Power | | | |
| | | — | 8 | 14 | 25 | μΑ | 5.0 |] | | | |
| D028A | | — | 4.2 | 6 | 17 | μA | 1.8 | Cap Sense Low Range | | | |
| | | — | 6 | 7 | 18 | μA | 3.0 | Medium Power | | | |
| D028A | | — | 8.5 | 15.5 | 23 | μΑ | 1.8 | Cap Sense Low Range | | | |
| | | — | 11 | 17 | 24 | μA | 3.0 | Medium Power | | | |
| | | — | 11 | 18 | 27 | μA | 5.0 | | | | |
| D028B | | — | 12 | 14 | 25 | μA | 1.8 | Cap Sense Low Range | | | |
| | | — | 32 | 35 | 44 | μΑ | 3.0 | High Power | | | |
| D028B | | — | 16 | 20 | 31 | μΑ | 1.8 | Cap Sense Low Range | | | |
| | | _ | 36 | 41 | 50 | μA | 3.0 | High Power | | | |
| | | _ | 42 | 49 | 58 | μΑ | 5.0 | 1 | | | |
| D028C | | _ | 115 | _ | _ | μA | 1.8 | Cap Sense HighRange | | | |
| | | _ | 120 | — | — | μA | 3.0 | Low Power (Note 6) | | | |
| D028C | | — | 135 | — | — | μA | 1.8 | Cap Sense High Range | | | |
| | | _ | 140 | | _ | μA | 3.0 | Low Power (Note 6) | | | |
| | | _ | 150 | _ | _ | μA | 5.0 | 1 | | | |

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: Fixed Voltage Reference is automatically enabled whenever the BOR is enabled.

4: A/D oscillator source is FRC.

5: 0.1 μF capacitor on VCAP (RA0).

6: Includes FVR IPD and DAC IPD.

FIGURE 25-15: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



TABLE 25-10: USART SYNCHRONOUS RECEIVE REQUIREMENTS

| Standar Operatir | Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ | | | | | | | | |
|--|--|--|----|----|----|--|--|--|--|
| Param. No. Symbol Characteristic Min. Max. Units Conditions | | | | | | | | | |
| US125 TDTV2CKL <u>SYNC RCV (Master and Slave)</u> Data-hold before CK ↓ (DT hold time) | | 10 | | ns | | | | | |
| US126 | TCKL2DTL | Data-hold after CK \downarrow (DT hold time) | 15 | | ns | | | | |

FIGURE 25-16: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)



| Param. No. | Symbol | Characteristic | | Min. | Тур† | Max. | Units | Conditions |
|---------------|--------|----------------|--------|------|------|------|-------|------------|
| CS01 | ISRC | Current Source | High | _ | -5.8 | -6 | μΑ | |
| | | | Medium | | -1.1 | -3.2 | μA | -40, -85°C |
| | | | Low | | -0.2 | -0.9 | μΑ | |
| CS02 | Isnk | Current Sink | High | | 6.6 | 6 | μΑ | |
| | | | Medium | | 1.3 | 3.2 | μΑ | -40, -85°C |
| | | | Low | | 0.24 | 0.9 | μΑ | |
| CS03 | VCHYST | Cap Hysteresis | High | | 525 | _ | mV | |
| | | | Medium | | 375 | _ | mV | VCTH-VCTL |
| | | | Low | | 280 | — | mV | |

TABLE 25-14: CAP SENSE OSCILLATOR SPECIFICATIONS

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



FIGURE 25-22: CAP SENSE OSCILLATOR

26.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25 °C. "Maximum" or "minimum" represents (mean + 3 σ) or (mean - 3 σ) respectively, where σ is a standard deviation, over the whole temperature range.



FIGURE 26-1: PIC16F707 MAXIMUM IDD vs. Fosc OVER VDD, EC MODE, VCAP = 0.1µF









27.0 PACKAGING INFORMATION

27.1 Package Marking Information



* Standard PICmicro[®] device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

44-Lead Plastic Quad Flatpack (PT) - 10x10x1.0 mm Body [TQFP] With 4.5x4.5 mm Exposed Pad, Punch Singulated

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | | | |
|--------------------------|-------------|----------------|-----------|------|--|--|
| Dimension | MIN | NOM | MAX | | | |
| Number of Leads | 44 | | | | | |
| Pitch | е | | 0.80 BSC | | | |
| Overall Height | Α | - | - | 1.20 | | |
| Standoff | A1 | 0.05 | - | 0.15 | | |
| Molded Package Thickness | A2 | 0.95 | 1.00 | 1.05 | | |
| Overall Width | E | 12.00 BSC | | | | |
| Molded Package Width | E1 | 10.00 BSC | | | | |
| Exposed Pad Width | E2 | 4.40 4.50 4.60 | | | | |
| Overall Length | D | 12.00 BSC | | | | |
| Molded Package Length | D1 | | 10.00 BSC | | | |
| Exposed Pad Length | D2 | 4.40 | 4.50 | 4.60 | | |
| Lead Width | b | 0.30 | 0.37 | 0.45 | | |
| Lead Thickness | С | 0.09 | - | 0.20 | | |
| Lead Length | L | 0.45 | 0.60 | 0.75 | | |
| Footprint | L1 | 1.00 REF | | | | |
| Foot Angle | θ | 0° 3.5° 7° | | | | |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Exact shape of each corner is optional.

 Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-220C Sheet 2 of 2