



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, Motor Control PWM, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	37
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	•
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f103c8t7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

8	<b>Revision history</b>		5
---	-------------------------	--	---



# List of figures

Figure 1.	STM32F103xx performance line block diagram	. 19
Figure 2.	Clock tree	. 20
Figure 3.	STM32F103xx performance line LFBGA100 ballout	. 21
Figure 4.	STM32F103xx performance line LQFP100 pinout	. 22
Figure 5.	STM32F103xx performance line LQFP64 pinout	. 23
Figure 6.	STM32F103xx performance line TFBGA64 ballout	. 24
Figure 7.	STM32F103xx performance line LQFP48 pinout	. 25
Figure 8.	STM32F103xx Performance Line VFQFPN36 pinout.	. 25
Figure 9.		. 31
Figure 10.	Pin loading conditions.	. 33
Figure 11.	Pin input voltage	. 33
Figure 12.	Power supply scheme.	. 33
Figure 13.	Current consumption measurement scheme	. 34
Figure 14.	Typical current consumption in Bun mode versus frequency (at 3.6 V) -	
	code with data processing running from RAM, peripherals enabled	. 40
Figure 15	Typical current consumption in Bun mode versus frequency (at 3.6 V) -	
rigulo io.	code with data processing running from BAM, peripherals disabled	40
Figure 16	Typical current consumption in Stop mode with regulator in Bun mode versus	
riguro ro.	temperature at $V_{DD} = 3.3$ V and 3.6 V	42
Figure 17	Typical current consumption in Stop mode with regulator in Low-power mode versus	
rigure i/.	temperature at $V_{DD} = 3.3$ V and 3.6 V	43
Figure 18	Typical current consumption in Standby mode versus temperature at	. 40
rigure ro.	$V_{\text{pp}} = 3.3 \text{ V and } 3.6 \text{ V}$	13
Figure 10	High-speed external clock source AC timing diagram	. 40
Figure 20	Low-speed external clock source AC timing diagram	. 40
Figure 20.	Turpical application with an 9 MHz cructal	. 40
Figure 21.	Typical application with a 22.768 kHz orietal	. 49
Figure 22.	VOAC abaracteristics definition	. 50
Figure 23.	Performended NPST pip protection	. 59
Figure 24.	L <sup>2</sup> C bus AC waveforms and massurement sirevit	. 00
Figure 25.	CDI timing diagram aloug mode and CDUA	. 02
Figure 26.	SPI unling diagram - slave mode and CPHA = $0$	. 04
Figure 27.	SPI uming diagram - slave mode and CPHA = $1^{1/7}$	. 64
Figure 28.		. 65
Figure 29.	USB timings: definition of data signal rise and fail time	. 66
Figure 30.		. 69
Figure 31.		. 70
Figure 32.	Power supply and reference decoupling ( $V_{REF+}$ not connected to $V_{DDA}$ )	. 70
Figure 33.	Power supply and reference decoupling ( $V_{\text{REF}+}$ connected to $V_{\text{DDA}}$ )	. /1
Figure 34.	VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline	73
Figure 35.	Recommended footprint (dimensions in mm) <sup>(1)(2)(3)</sup>	
Figure 36.	LFBGA100 - low profile fine pitch ball grid array package outline	. 74
Figure 37.	Recommended PCB design rules (0.80/0.75 mm pitch BGA)	. 75
Figure 38.	LQFP100, 100-pin low-profile quad flat package outline	. 76
Figure 39.	Recommended footprint <sup>()</sup>	. 76
Figure 40.	LQFP64, 64-pin low-profile quad flat package outline	. 77
Figure 41.	Recommended footprint <sup>()</sup>	. 77
Figure 42.	TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	. 78
Figure 43.	Recommended PCB design rules for pads (0.5 mm pitch BGA)	. 79



#### 2.3.13 DMA

The flexible 7-channel general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I<sup>2</sup>C, USART, general-purpose and advanced-control timers TIMx and ADC.

#### 2.3.14 RTC (real-time clock) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either on  $V_{DD}$  supply when present or through the  $V_{BAT}$  pin. The backup registers are ten 16-bit registers used to store 20 bytes of user application data when  $V_{DD}$  power is not present.

The real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power RC oscillator or the high-speed external clock divided by 128. The internal low-power RC has a typical frequency of 40 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural crystal deviation. The RTC features a 32-bit programmable counter for long-term measurement using the Compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

#### 2.3.15 Timers and watchdogs

The medium-density STM32F103xx performance line devices include an advanced-control timer, three general-purpose timers, two watchdog timers and a SysTick timer.

*Table 4* compares the features of the advanced-control and general-purpose timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM1	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	Yes
TIM2, TIM3, TIM4	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No

Table 4.Timer feature comparison

#### Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable inserted dead-times. It



### 2.3.21 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

I/Os on APB2 with up to 18 MHz toggling speed

### 2.3.22 ADC (analog-to-digital converter)

Two 12-bit analog-to-digital converters are embedded into STM32F103xx performance line devices and each ADC shares up to 16 external channels, performing conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold
- Single shunt

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) and the advanced-control timer (TIM1) can be internally connected to the ADC start trigger, injection trigger, and DMA trigger respectively, to allow the application to synchronize A/D conversion and timers.

#### 2.3.23 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 2 V <  $V_{DDA}$  < 3.6 V. The temperature sensor is internally connected to the ADC12\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

### 2.3.24 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded. and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.







1. When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is 64 MHz.

- For the USB function to be available, both HSE and PLL must be enabled, with the CPU running at either 48 MHz or 72 MHz.
- 3. To have an ADC conversion time of 1  $\mu s,$  APB2 must be at 14 MHz, 28 MHz or 56 MHz.



57

# 3 Pinouts and pin description

	1	2	3	4	5	6	7	8	9	10
А	, PC14-, 06C32_INT	PC13-	C PE2	(PB9)	( PB7 )	, PB4 )	( PB3 )	, PA15 )	(PA14)	(PA13)
В	, PC15-, 09C32_0UT	V <sub>BAT</sub>	(PE3)	(PB8)	PB6	( PD5 )	PD2	(PC11)	(PC10)	(PA12)
С	OSC_IN	VSS_5	PE4	( PE1 )	(PB5)	PD6	PD3	(PC12)	PA9	(PA11)
D	OSC_OUT	VDD_5	PE5	PE0	воото	PD7	PD4	PD0	PA8	(PA10)
E	(NRST)	PC2	PE6	V <sub>SS_4</sub>	'VSS_3'	VSS_2	'V <sub>SS_1</sub> '	(PD1)	PC9	(PC7)
F	( PC0 )	( PC1 )	PC3	V <sub>DD_4</sub>	VDD_3	V <sub>DD_2</sub>	V <sub>DD_1</sub> ,	NC	PC8	( PC6 )
G	V <sub>SSA</sub>	PAO-WKUP	PA4	PC4	( PB2 )	(PE10)	(PE14)	(PB15)	(PD11)	(PD15)
н	WREF-	( PA1 )	PA5	(PC5)	PE7	(PE11)	(PE15)	(PB14)	(PD10)	(PD14)
J	VREF+	PA2	PA6	(PB0)	PE8	(PE12)	(PB10)	(PB13)	PD9	(PD13)
К	VDDA	PA3	PA7	(PB1)	(PE9)	(PE13)	(PB11)	(PB12)	( PD8 )	(PD12)
										Al16001c

#### Figure 3. STM32F103xx performance line LFBGA100 ballout



# 4 Memory mapping

The memory map is shown in Figure 9.

Figure 9. Memory map





Doc ID 13587 Rev 10

# 5 Electrical characteristics

# 5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to  $V_{SS}$ .

### 5.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A max$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$ ).

### 5.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A$  = 25 °C,  $V_{DD}$  = 3.3 V (for the 2 V  $\leq$   $V_{DD}$   $\leq$  3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$ ).

### 5.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

## 5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 10*.

### 5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 11*.





#### Figure 10. Pin loading conditions

#### Power supply scheme 5.1.6











Figure 14. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled







Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>OSC_IN</sub>	Oscillator frequency		4	8	16	MHz
R <sub>F</sub>	Feedback resistor			200		kΩ
$C_{L1} \\ C_{L2}^{(3)}$	Recommended load capacitance versus equivalent serial resistance of the crystal $(R_S)^{(4)}$	R <sub>S</sub> = 30 Ω		30		pF
i <sub>2</sub>	HSE driving current	$V_{DD}$ = 3.3 V, $V_{IN}$ = $V_{SS}$ with 30 pF load			1	mA
9 <sub>m</sub>	Oscillator transconductance	Startup	25			mA/V
t <sub>SU(HSE</sub> <sup>(5)</sup>	startup time	V <sub>DD</sub> is stabilized		2		ms

 Table 22.
 HSE 4-16 MHz oscillator characteristics<sup>(1) (2)</sup>

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.

2. Based on characterization, not tested in production.

- 3. For  $C_{L1}$  and  $C_{L2}$  it is recommended to use high-quality ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator.  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .
- 4. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.
- t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer



#### Figure 21. Typical application with an 8 MHz crystal

1. R<sub>EXT</sub> value depends on the crystal characteristics. Typical value is in the range of 5 to 6R<sub>S</sub>.

#### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 23*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).



#### High-speed internal (HSI) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI</sub>	Frequency			8		MHz
	CC <sub>HSI</sub> Accuracy of HSI oscillator	$T_A = -40$ to 105 °C	-2	±1	2.5	%
		$T_A = -10$ to 85 °C	-1.5	±1	2.2	%
ACCHSI		$T_A = 0$ to 70 °C	-1.3	±1	2	%
		$T_A = 25 \ ^\circ C$	-1.1	±1	1.8	%
t <sub>su(HSI)</sub>	HSI oscillator startup time		1		2	μs
I <sub>DD(HSI)</sub>	HSI oscillator power consumption			80	100	μA

### Table 24. HSI oscillator characteristics<sup>(1) (2)</sup>

1. Guaranteed by design, not tested in production.

2.  $V_{DD} = 3.3$  V,  $T_A = -40$  to 105 °C unless otherwise specified.

#### Low-speed internal (LSI) RC oscillator

#### Table 25. LSI oscillator characteristics <sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>LSI</sub> <sup>(2)</sup>	Frequency	30	40	60	kHz
t <sub>su(LSI)</sub> <sup>(3)</sup>	LSI oscillator startup time			85	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption		0.65	1.2	μA

1.  $V_{DD}$  = 3 V,  $T_A$  = -40 to 105 °C unless otherwise specified.

2. Based on characterization, not tested in production.

3. Guaranteed by design, not tested in production.

#### Wakeup time from low-power mode

The wakeup times given in *Table 26* is measured on a wakeup phase with a 8-MHz HSI RC oscillator. The clock source used to wake up the device depends from the current operating mode:

- Stop or Standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock that was set before entering Sleep mode.

All timings are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 9*.



#### 5.3.11 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 32. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	$T_A = +25 \text{ °C}$ conforming to JESD22-A114	2	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	$T_A = +25 \text{ °C}$ conforming to JESD22-C101	11	500	v

1. Based on characterization results, not tested in production.

#### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

#### Table 33.Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +105$ °C conforming to JESD78A	II level A



#### 5.3.15 Communications interfaces

#### I<sup>2</sup>C interface characteristics

Unless otherwise specified, the parameters given in *Table 39* are derived from tests performed under the ambient temperature,  $f_{PCLK1}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 9*.

The STM32F103xx performance line  $I^2C$  interface meets the requirements of the standard  $I^2C$  communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V<sub>DD</sub> is disabled, but is still present.

The I<sup>2</sup>C characteristics are described in *Table 39*. Refer also to *Section 5.3.12: I/O port characteristics* for more details on the input/output alternate function characteristics (SDA and SCL).

Symbol	Paramotor	Standard mode I <sup>2</sup> C <sup>(1)</sup>		Fast mode	Unit	
Symbol	Falameter	Min	Max	Min	Max	Onit
t <sub>w(SCLL)</sub>	SCL clock low time	4.7		1.3		
t <sub>w(SCLH)</sub>	SCL clock high time	4.0		0.6		μο
t <sub>su(SDA)</sub>	SDA setup time	250		100		
t <sub>h(SDA)</sub>	SDA data hold time	0 <sup>(3)</sup>		0 <sup>(4)</sup>	900 <sup>(3)</sup>	
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time		1000	20 + 0.1C <sub>b</sub>	300	ns
t <sub>f(SDA)</sub> t <sub>f(SCL)</sub>	SDA and SCL fall time		300		300	
t <sub>h(STA)</sub>	Start condition hold time	4.0		0.6		
t <sub>su(STA)</sub>	Repeated Start condition setup time	4.7		0.6		μs
t <sub>su(STO)</sub>	Stop condition setup time	4.0		0.6		μS
t <sub>w(STO:STA)</sub>	Stop to Start condition time (bus free)	4.7		1.3		μs
C <sub>b</sub>	Capacitive load for each bus line		400		400	pF

Table 39.	l <sup>2</sup> C	characteristics
-----------	------------------	-----------------

1. Guaranteed by design, not tested in production.

2.  $f_{PCLK1}$  must be higher than 2 MHz to achieve the maximum standard mode I<sup>2</sup>C frequency. It must be higher than 4 MHz to achieve the maximum fast mode I<sup>2</sup>C frequency.

3. The maximum hold time of the Start condition has only to be met if the interface does not stretch the low period of SCL signal.

4. The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.





Figure 31. Typical connection diagram using the ADC

1. Refer to Table 45 for the values of  $R_{AIN}$ ,  $R_{ADC}$  and  $C_{ADC}$ .

 C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C<sub>parasitic</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.

#### **General PCB design guidelines**

Power supply decoupling should be performed as shown in *Figure 32* or *Figure 33*, depending on whether  $V_{\text{REF+}}$  is connected to  $V_{\text{DDA}}$  or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.





1.  $V_{REF+}$  and  $V_{REF-}$  inputs are available only on 100-pin packages.





Figure 33. Power supply and reference decoupling ( $V_{REF+}$  connected to  $V_{DDA}$ )

1.  $V_{REF+}$  and  $V_{REF-}$  inputs are available only on 100-pin packages.

### 5.3.18 Temperature sensor characteristics

#### Table 49. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature		±1	±2	°C
Avg_Slope <sup>(1)</sup>	Average slope	4.0	4.3	4.6	mV/°C
V <sub>25</sub> <sup>(1)</sup>	Voltage at 25 °C	1.34	1.43	1.52	V
t <sub>START</sub> <sup>(2)</sup>	Startup time	4		10	μs
T <sub>S_temp</sub> <sup>(3)(2)</sup>	ADC sampling time when reading the temperature			17.1	μs

1. Based on characterization, not tested in production.

2. Guaranteed by design, not tested in production.

3. Shortest sampling time can be determined in the application by multiple iterations.



# 6 Package characteristics

# 6.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.





# Figure 38. LQFP100, 100-pin low-profile quad flat package outline<sup>(1)</sup>

1. Drawing is not to scale.

2. Dimensions are in millimeters.

#### Table 52. LQPF100, 100-pin low-profile quad flat package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>			
	Тур	Min	Мах	Тур	Min	Мах	
A			1.6			0.063	
A1		0.05	0.15		0.002	0.0059	
A2	1.4	1.35	1.45	0.0551	0.0531	0.0571	
b	0.22	0.17	0.27	0.0087	0.0067	0.0106	
С		0.09	0.2		0.0035	0.0079	
D	16	15.8	16.2	0.6299	0.622	0.6378	
D1	14	13.8	14.2	0.5512	0.5433	0.5591	
D3	12			0.4724			
E	16	15.8	16.2	0.6299	0.622	0.6378	
E1	14	13.8	14.2	0.5512	0.5433	0.5591	
E3	12			0.4724			
е	0.5			0.0197			
L	0.6	0.45	0.75	0.0236	0.0177	0.0295	
L1	1			0.0394			
k	3.5°	0.0°	7.0°	3.5°	0.0°	7.0°	
CCC	0.08			0.0031			

1. Values in inches are converted from mm and rounded to 4 decimal digits.



# Figure 39. Recommended footprint $^{(1)(2)}$

# 7 Ordering information scheme

#### Table 57. Ordering information scheme

Example:	STM32	F 103 (	28	T	7 xxx
Device family					
STM32 = ARM-based 32-bit microcontroller					
Product type					
F = general-purpose					
Device subfamily					
103 = performance line					
Pin count					
T = 36 pins					
C = 48 pins					
R = 64 pins					
V = 100 pins					
Flash memory size <sup>(1)</sup>					
8 = 64 Kbytes of Flash memory					
B = 128 Kbytes of Flash memory					
Package					
H = BGA				,	
T = LQFP					
U = VFQFPN					
Temperature range					
6 = Industrial temperature range, -40 to 85 °C.					
7 = Industrial temperature range, $-40$ to 105 °C.					
Options					

xxx = programmed parts

TR = tape and real

1. Although STM32F103x6 devices are not described in this datasheet, orderable part numbers that do not show the A internal code after temperature range code 6 or 7 should be referred to this datasheet for the electrical characteristics. The low-density datasheet only covers STM32F103x6 devices that feature the A code.

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



Date	Revision	Changes		
21-Jul-2008	8	Power supply supervisor updated and $V_{DDA}$ added to Table 9: General operating conditions.Capacitance modified in Figure 12: Power supply scheme on page 33.Table notes revised in Section 5: Electrical characteristics.Table 16: Typical and maximum current consumptions in Stop and Standby modes modified.Data added to Table 16: Typical and maximum current consumptions in Stop and Standby modes and Table 21: Typical current consumption in Standby mode removed.fHSE_ext modified in Table 20: High-speed external user clock characteristics on page 47. fPLL_IN modified in Table 27: PLL characteristics on page 52.Minimum SDA and SCL fall time value for Fast mode removed from Table 39: I <sup>2</sup> C characteristics on page 61, note 1 modified.th(NSS) modified in Table 41: SPI characteristics on page 63 and Figure 26: SPI timing diagram - slave mode and CPHA = 0 on page 64.CADC modified in Table 45: ADC characteristics on page 67 and Figure 31: Typical connection diagram using the ADC modified.Typical Ts_temp value removed from Table 49: TS characteristics on page 71.LQFP48 package specifications updated (see Table 55 and Table 45), Section 6: Package characteristics revised.Axx option removed from Table 57: Ordering information scheme on page 84.Small text changes.		
22-Sep-2008	9	STM32F103x6 part numbers removed (see Table 57: Ordering information scheme). Small text changes. General-purpose timers (TIMx) and Advanced-control timer (TIM1) on page 15 updated. Notes updated in Table 5: Medium-density STM32F103xx pin definitions on page 26. Note 2 modified below Table 6: Voltage characteristics on page 34, $ \Delta V_{DDx} $ min and $ \Delta V_{DDx} $ min removed. Measurement conditions specified in Section 5.3.5: Supply current characteristics on page 38. $I_{DD}$ in standby mode at 85 °C modified in Table 16: Typical and maximum current consumptions in Stop and Standby modes on page 42. General input/output characteristics on page 56 modified. $f_{HCLK}$ conditions modified in Table 30: EMS characteristics on page 54. $\Theta_{JA}$ and pitch value modified for LFBGA100 package in Table 56: Package thermal characteristics. Small text changes.		

## Table 58. Document revision history (continued)

