

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, Motor Control PWM, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	37
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f103c8t7tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# List of figures

Figure 1.	STM32F103xx performance line block diagram	. 19
Figure 2.	Clock tree	
Figure 3.	STM32F103xx performance line LFBGA100 ballout	. 21
Figure 4.	STM32F103xx performance line LQFP100 pinout	. 22
Figure 5.	STM32F103xx performance line LQFP64 pinout	. 23
Figure 6.	STM32F103xx performance line TFBGA64 ballout	
Figure 7.	STM32F103xx performance line LQFP48 pinout	
Figure 8.	STM32F103xx Performance Line VFQFPN36 pinout.	
Figure 9.		
Figure 10.	Pin loading conditions.	
Figure 11.	Pin input voltage	
Figure 12.	Power supply scheme.	
Figure 13.	Current consumption measurement scheme	
Figure 14.	Typical current consumption in Run mode versus frequency (at 3.6 V) -	
	code with data processing running from RAM, peripherals enabled.	. 40
Figure 15.	Typical current consumption in Run mode versus frequency (at 3.6 V) -	
rigulo io.	code with data processing running from RAM, peripherals disabled	40
Figure 16.	Typical current consumption in Stop mode with regulator in Run mode versus	
riguro ro.	temperature at $V_{DD}$ = 3.3 V and 3.6 V	42
Figure 17.	Typical current consumption in Stop mode with regulator in Low-power mode versus	
riguie i/.	temperature at $V_{DD}$ = 3.3 V and 3.6 V	43
Figure 18.	Typical current consumption in Standby mode versus temperature at	. 40
rigure ro.	$V_{DD} = 3.3 \text{ V} \text{ and } 3.6 \text{ V} \dots$	13
Figure 19.	High-speed external clock source AC timing diagram	
Figure 20.	Low-speed external clock source AC timing diagram	
Figure 20.	Typical application with an 8 MHz crystal	
Figure 21.	Typical application with a 32.768 kHz crystal	
	I/O AC characteristics definition	
Figure 23.		
Figure 24.	Recommended NRST pin protection	
Figure 25.	I <sup>2</sup> C bus AC waveforms and measurement circuit	
Figure 26.	SPI timing diagram - slave mode and CPHA = 0	. 04
Figure 27.	SPI timing diagram - slave mode and CPHA = $1^{(1)}$	. 64
Figure 28.	SPI timing diagram - master mode <sup>(1)</sup>	
Figure 29.	USB timings: definition of data signal rise and fall time	
Figure 30.	ADC accuracy characteristics	
Figure 31.	Typical connection diagram using the ADC	
Figure 32.	Power supply and reference decoupling (V <sub>REF+</sub> not connected to V <sub>DDA</sub> )	. 70
Figure 33.	Power supply and reference decoupling (V <sub>REF+</sub> connected to V <sub>DDA</sub> ) VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline <sup>(1)</sup>	. /1
Figure 34.	VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline	73
Figure 35.	Recommended footprint (dimensions in mm) <sup>(1)(2)(3)</sup>	
Figure 36.	LFBGA100 - low profile fine pitch ball grid array package outline	
Figure 37.	Recommended PCB design rules (0.80/0.75 mm pitch BGA)	
Figure 38.	LQFP100, 100-pin low-profile quad flat package outline	
Figure 39.	Recommended footprint <sup>(1)</sup>	. 76
Figure 40.	LQFP64, 64-pin low-profile quad flat package outline	. 77
Figure 41.	Recommended footprint <sup>(1)</sup>	. 77
Figure 42.	TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	. 78
Figure 43.	Recommended PCB design rules for pads (0.5 mm pitch BGA)	. 79



## 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F103x8 and STM32F103xB medium-density performance line microcontrollers. For more details on the whole STMicroelectronics STM32F103xx family, please refer to *Section 2.2: Full compatibility throughout the family*.

The medium-density STM32F103xx datasheet should be read in conjunction with the low-, medium- and high-density STM32F10xxx reference manual. The reference and Flash programming manuals are both available from the STMicroelectronics website www.st.com.

For information on the Cortex<sup>™</sup>-M3 core please refer to the Cortex<sup>™</sup>-M3 Technical Reference Manual, available from the www.arm.com website at the following address: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0337e/.

# 2 Description

The STM32F103x8 and STM32F103xB performance line family incorporates the highperformance ARM Cortex<sup>™</sup>-M3 32-bit RISC core operating at a 72 MHz frequency, highspeed embedded memories (Flash memory up to 128 Kbytes and SRAM up to 20 Kbytes), and an extensive range of enhanced I/Os and peripherals connected to two APB buses. All devices offer two 12-bit ADCs, three general purpose 16-bit timers plus one PWM timer, as well as standard and advanced communication interfaces: up to two I<sup>2</sup>Cs and SPIs, three USARTs, an USB and a CAN.

The STM32F103xx medium-density performance line family operates from a 2.0 to 3.6 V power supply. It is available in both the -40 to +85 °C temperature range and the -40 to +105 °C extended temperature range. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F103xx medium-density performance line family includes devices in six different package types: from 36 pins to 100 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the STM32F103xx medium-density performance line microcontroller family suitable for a wide range of applications:

- Motor drive and application control
- Medical and handheld equipment
- PC peripherals gaming and GPS platforms
- Industrial applications: PLC, inverters, printers, and scanners
- Alarm systems, Video intercom, and HVAC

*Figure 1* shows the general block diagram of the device family.



### 2.2 Full compatibility throughout the family

The STM32F103xx is a complete family whose members are fully pin-to-pin, software and feature compatible. In the reference manual, the STM32F103x4 and STM32F103x6 are identified as low-density devices, the STM32F103x8 and STM32F103xB are referred to as medium-density devices, and the STM32F103xC, STM32F103xD and STM32F103xE are referred to as high-density devices.

Low- and high-density devices are an extension of the STM32F103x8/B devices, they are specified in the STM32F103x4/6 and STM32F103xC/D/E datasheets, respectively. Low-density devices feature lower Flash memory and RAM capacities, less timers and peripherals. High-density devices have higher Flash memory and RAM capacities, and additional peripherals like SDIO, FSMC, I<sup>2</sup>S and DAC, while remaining fully compatible with the other members of the STM32F103xx family.

The STM32F103x4, STM32F103x6, STM32F103xC, STM32F103xD and STM32F103xE are a drop-in replacement for STM32F103x8/B medium-density devices, allowing the user to try different memory densities and providing a greater degree of freedom during the development cycle.

Moreover, the STM32F103xx performance line family is fully compatible with all existing STM32F101xx access line and STM32F102xx USB access line devices.

	Low-dens	ity devices	Medium-den	sity devices	High-density devices			
Pinout	16 KB Flash	(4)			256 KB Flash	384 KB Flash	512 KB Flash	
	6 KB RAM	10 KB RAM	20 KB RAM	20 KB RAM	48 KB RAM	64 KB RAM	64 KB RAM	
144					5 × USARTs	-		
100			3 × USARTs		$4 \times 16$ -bit timers, $2 \times basic timers$ $3 \times SPIs$ , $2 \times I^2Ss$ , $2 \times I2Cs$			
64	2 × USART: 2 × 16-bit tir 1 × SPI, 1 ×	mers	iers  2 × SPIs, 2 × I <sup>2</sup> Cs, U		USB, CAN, 2 3 × ADCs, 1	$2 \times PWM$ time $\times DAC, 1 \times S$ and 144 pins)	ers DIO	
48	CAN, 1 × P		2 × ADC					
36	2 × ADCs							

Table 3.STM32F103xx family

 For orderable part numbers that do not show the A internal code after the temperature range code (6 or 7), the reference datasheet for electrical characteristics is that of the STM32F103x8/B medium-density devices.



### 2.3 Overview

## 2.3.1 ARM<sup>®</sup> Cortex<sup>TM</sup>-M3 core with embedded Flash and SRAM

The ARM Cortex<sup>™</sup>-M3 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM Cortex<sup>™</sup>-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The STM32F103xx performance line family having an embedded ARM core, is therefore compatible with all ARM tools and software.

*Figure 1* shows the general block diagram of the device family.

### 2.3.2 Embedded Flash memory

64 or 128 Kbytes of embedded Flash is available for storing programs and data.

### 2.3.3 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

### 2.3.4 Embedded SRAM

Twenty Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

### 2.3.5 Nested vectored interrupt controller (NVIC)

The STM32F103xx performance line embeds a nested vectored interrupt controller able to handle up to 43 maskable interrupt channels (not including the 16 interrupt lines of Cortex<sup>™</sup>-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of *late arriving* higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead



This hardware block provides flexible interrupt management features with minimal interrupt latency.

### 2.3.6 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 19 edge detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 80 GPIOs can be connected to the 16 external interrupt lines.

### 2.3.7 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-16 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the high-speed APB domains is 72 MHz. The maximum allowed frequency of the low-speed APB domain is 36 MHz. See *Figure 2* for details on the clock tree.

### 2.3.8 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from User Flash
- Boot from System Memory
- Boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART1. For further details please refer to AN2606.

### 2.3.9 Power supply schemes

- V<sub>DD</sub> = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V<sub>DD</sub> pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> = 2.0 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs and PLL (minimum voltage to be applied to V<sub>DDA</sub> is 2.4 V when the ADC is used). V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.
- V<sub>BAT</sub> = 1.8 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.


For more details on how to connect power pins, refer to *Figure 12: Power supply scheme*.

### 2.3.10 Power supply supervisor

The device has an integrated power-on reset (POR)/power-down reset (PDR) circuitry. It is always active, and ensures proper operation starting from/down to 2 V. The device remains







1. When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is 64 MHz.

- For the USB function to be available, both HSE and PLL must be enabled, with the CPU running at either 48 MHz or 72 MHz.
- 3. To have an ADC conversion time of 1  $\mu s,$  APB2 must be at 14 MHz, 28 MHz or 56 MHz.







Figure 4. STM32F103xx performance line LQFP100 pinout




57









### STM32F103x8, STM32F103xB

57

		Pir	IS					(2)		Alternate	functions
LFBGA100	LQFP48	TFBGA64	LQFP64	LQFP100	VFQFPN36	Pin name	Type <sup>(1)</sup>	I / O Level <sup>(2)</sup>	Main function <sup>(3)</sup> (after reset)	Default	Remap
A10	34	A8	46	72	25	PA13	I/O	FT	JTMS/SWDIO		PA13
F8	-	-	-	73	-			Not	connected		
E6	35	D5	47	74	26	V <sub>SS_2</sub>	S		V <sub>SS_2</sub>		
F6	36	E5	48	75	27	V <sub>DD_2</sub>	S		V <sub>DD_2</sub>		
A9	37	A7	49	76	28	PA14	I/O	FT	JTCK/SWCLK		PA14
A8	38	A6	50	77	29	PA15	I/O	FT	JTDI		TIM2_CH1_ETR/ PA15 /SPI1_NSS
B9	-	B7	51	78		PC10	I/O	FT	PC10		USART3_TX
B8	-	B6	52	79		PC11	I/O	FT	PC11		USART3_RX
C8	-	C5	53	80		PC12	I/O	FT	PC12		USART3_CK
D8	5	C1	5	81	2	PD0	I/O	FT	OSC_IN <sup>(8)</sup>		CANRX
E8	6	D1	6	82	3	PD1	I/O	FT	OSC_OUT <sup>(8)</sup>		CANTX
B7		B5	54	83	-	PD2	I/O	FT	PD2	TIM3_ETR	
C7	-	-	-	84	-	PD3	I/O	FT	PD3		USART2_CTS
D7	-	-	-	85	-	PD4	I/O	FT	PD4		USART2_RTS
B6	-	-	-	86	-	PD5	I/O	FT	PD5		USART2_TX
C6	-	-	-	87	-	PD6	I/O	FT	PD6		USART2_RX
D6	-	-	-	88	-	PD7	I/O	FT	PD7		USART2_CK
A7	39	A5	55	89	30	PB3	I/O	FT	JTDO		TIM2_CH2/PB3 TRACESWO SPI1_SCK
A6	40	A4	56	90	31	PB4	I/O	FT	JNTRST		TIM3_CH1/PB4/ SPI1_MISO
C5	41	C4	57	91	32	PB5	I/O		PB5	I2C1_SMBAI	TIM3_CH2 / SPI1_MOSI
B5	42	D3	58	92	33	PB6	I/O	FT	PB6	l2C1_SCL <sup>(7)</sup> / TIM4_CH1 <sup>(7)</sup>	USART1_TX
A5	43	C3	59	93	34	PB7	I/O	FT	PB7	I2C1_SDA <sup>(7)</sup> / TIM4_CH2 <sup>(7)</sup>	USART1_RX
D5	44	B4	60	94	35	BOOT0	Ι		BOOT0		
B4	45	B3	61	95	-	PB8	I/O	FT	PB8	TIM4_CH3 <sup>(7)</sup>	I2C1_SCL / CANRX
A4	46	A3	62	96	-	PB9	I/O	FT	PB9	TIM4_CH4 <sup>(7)</sup>	I2C1_SDA/ CANTX

### Table 5. Medium-density STM32F103xx pin definitions (continued)



		Pin	IS					(2)	Main	Alternate functions	
LFBGA100	LQFP48	TFBGA64	LQFP64	LQFP100	VFQFPN36	Pin name	Type <sup>(1)</sup>	I / O Leve	Main function <sup>(3)</sup> (after reset)	Default	Remap
D4	-	-	-	97	-	PE0	I/O	FT	PE0	TIM4_ETR	
C4	-	-	-	98	-	PE1	I/O	FT	PE1		
E5	47	D4	63	99	36	V <sub>SS_3</sub>	S		$V_{SS_3}$		
F5	48	E4	64	100	1	V <sub>DD_3</sub>	S		$V_{DD_3}$		

 Table 5.
 Medium-density STM32F103xx pin definitions (continued)

1. I = input, O = output, S = supply, HiZ = high impedance.

2. FT = 5 V tolerant.

- 3. Function availability depends on the chosen device. For devices having reduced peripheral counts, it is always the lower number of peripheral that is included. For example, if a device has only one SPI and two USARTs, they will be called SPI1 and USART1 & USART2, respectively. Refer to *Table 2 on page 10*.
- 4. PC13, PC14 and PC15 are supplied through the power switch and since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 is restricted: only one I/O at a time can be used as an output, the speed has to be limited to 2 MHz with a maximum load of 30 pF and these I/Os must not be used as a current source (e.g. to drive an LED).
- 5. Main function after the first backup domain power-up. Later on, it depends on the contents of the Backup registers even after reset (because these registers are not reset by the main reset). For details on how to manage these IOs, refer to the Battery backup domain and BKP register description sections in the STM32F10xxx reference manual, available from the STMicroelectronics website: www.st.com.
- 6. Unlike in the LQFP64 package, there is no PC3 in the TFBGA64 package. The V<sub>REF+</sub> functionality is provided instead.
- This alternate function can be remapped by software to some other port pins (if available on the used package). For more
  details, refer to the Alternate function I/O and debug configuration section in the STM32F10xxx reference manual, available
  from the STMicroelectronics website: www.st.com.
- 8. The pins number 2 and 3 in the VFQFPN36 package, 5 and 6 in the LQFP48 and LQFP64 packages, and C1 and C2 in the TFBGA64 package are configured as OSC\_IN/OSC\_OUT after reset, however the functionality of PD0 and PD1 can be remapped by software on these pins. For the LQFP100 package, PD0 and PD1 are available by default, so there is no need for remapping. For more details, refer to the Alternate function I/O and debug configuration section in the STM32F10xxx reference manual.

The use of PD0 and PD1 in output mode is limited as they can only be used at 50 MHz in output mode.





# 5 Electrical characteristics

### 5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to  $V_{SS}$ .

### 5.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A max$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$ ).

### 5.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A$  = 25 °C,  $V_{DD}$  = 3.3 V (for the 2 V  $\leq$   $V_{DD}$   $\leq$  3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$ ).

### 5.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 10*.

### 5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 11*.



### **On-chip peripheral current consumption**

The current consumption of the on-chip peripherals is given in *Table 19*. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on
- ambient operating temperature and V<sub>DD</sub> supply voltage conditions summarized in Table 6

	Peripheral	Typical consumption at 25 °C	Unit
	TIM2	1.2	
	TIM3	1.2	
	TIM4	0.9	
	SPI2	0.2	
APB1	USART2	0.35	mA
APDI	USART3	0.35	ША
	I2C1	0.39	
	I2C2	0.39	
	USB	0.65	
	CAN	0.72	
	GPIO A	0.47	
	GPIO B	0.47	
	GPIO C	0.47	
	GPIO D	0.47	
APB2	GPIO E	0.47	
APDZ	ADC1 <sup>(2)</sup>	1.81	mA
	ADC2	1.78	
	TIM1	1.6	
	SPI1	0.43	
	USART1	0.85	

 Table 19.
 Peripheral current consumption<sup>(1)</sup>

1.  $f_{HCLK} = 72 \text{ MHz}, f_{APB1} = f_{HCLK}/2, f_{APB2} = f_{HCLK}$ , default prescaler value for each peripheral.

 Specific conditions for ADC: f<sub>HCLK</sub> = 56 MHz, f<sub>APB1</sub> = f<sub>HCLK</sub>/2, f<sub>APB2</sub> = f<sub>HCLK</sub>, f<sub>ADCCLK</sub> = f<sub>APB2/4</sub>, ADON bit in the ADC\_CR2 register is set to 1.



### High-speed internal (HSI) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI</sub>	Frequency			8		MHz
		$T_A = -40$ to 105 °C	-2	±1	2.5	%
ACC .	Accuracy of HSI accillator	$T_A = -10$ to 85 °C	-1.5	±1	2.2	%
ACC <sub>HSI</sub>	Accuracy of HSI oscillator	$T_A = 0$ to 70 °C	-1.3	±1	2	%
		T <sub>A</sub> = 25 °C	-1.1	±1	1.8	%
t <sub>su(HSI)</sub>	HSI oscillator startup time		1		2	μs
I <sub>DD(HSI)</sub>	HSI oscillator power consumption			80	100	μA

### Table 24. HSI oscillator characteristics<sup>(1) (2)</sup>

1. Guaranteed by design, not tested in production.

2.  $V_{DD} = 3.3$  V,  $T_A = -40$  to 105 °C unless otherwise specified.

#### Low-speed internal (LSI) RC oscillator

#### Table 25. LSI oscillator characteristics <sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>LSI</sub> <sup>(2)</sup>	Frequency	30	40	60	kHz
t <sub>su(LSI)</sub> <sup>(3)</sup>	LSI oscillator startup time			85	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption		0.65	1.2	μA

1.  $V_{DD}$  = 3 V,  $T_A$  = -40 to 105 °C unless otherwise specified.

2. Based on characterization, not tested in production.

3. Guaranteed by design, not tested in production.

#### Wakeup time from low-power mode

The wakeup times given in *Table 26* is measured on a wakeup phase with a 8-MHz HSI RC oscillator. The clock source used to wake up the device depends from the current operating mode:

- Stop or Standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock that was set before entering Sleep mode.

All timings are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 9*.






Figure 25. I<sup>2</sup>C bus AC waveforms and measurement circuit

1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

### Table 40. SCL frequency $(f_{PCLK1} = 36 \text{ MHz.}, V_{DD} = 3.3 \text{ V})^{(1)(2)}$

f ((tH=)	I2C_CCR value
f <sub>SCL</sub> (kHz)	<b>R</b> <sub>P</sub> = 4.7 kΩ
400	0x801E
300	0x8028
200	0x803C
100	0x00B4
50	0x0168
20	0x0384

1.  $R_P$  = External pull-up resistance,  $f_{SCL} = I^2C$  speed,

For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the tolerance on the achieved speed ±2%. These variations depend on the accuracy of the external components used to design the application.



#### SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 41* are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 9*.

Refer to *Section 5.3.12: I/O port characteristics* for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

 Table 41.
 SPI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Мах	Unit
f <sub>SCK</sub>		Master mode	0	18	MHz
1/t <sub>c(SCK)</sub>	SPI clock frequency	Slave mode	0	18	WHZ
t <sub>r(SCK)</sub> t <sub>f(SCK)</sub>	SPI clock rise and fall time	Capacitive load: C = 30 pF		8	
t <sub>su(NSS)</sub> <sup>(2)</sup>	NSS setup time	Slave mode	4 t <sub>PCLK</sub>		
t <sub>h(NSS)</sub> <sup>(2)</sup>	NSS hold time	Slave mode	73		
$t_{w(SCKH)}^{(2)}_{(2)}$ $t_{w(SCKL)}^{(2)}$	SCK high and low time	Master mode, f <sub>PCLK</sub> = 36 MHz, presc = 4	50	60	
	Data input setup time	SPI1	1		
t <sub>su(MI)</sub> <sup>(2)</sup>	Master mode	SPI2	5		
t <sub>su(SI)</sub> <sup>(2)</sup>	Data input setup time Slave mode		1		
+ (2)	Data input hold time	SPI1	1		
t <sub>h(MI)</sub> <sup>(2)</sup>	Master mode	SPI2	5		ns
$t_{h(SI)}^{(2)}$	Data input hold time Slave mode		3		
t <sub>a(SO)</sub> (2)(3)	Data output access	Slave mode, f <sub>PCLK</sub> = 36 MHz, presc = 4	0	55	
4(00)	time	Slave mode, f <sub>PCLK</sub> = 24 MHz	0	4 t <sub>PCLK</sub>	
t <sub>dis(SO)</sub> <sup>(2)(4)</sup>	Data output disable time	Slave mode	10		
t <sub>v(SO)</sub> (2)(1)	Data output valid time	Slave mode (after enable edge)		25	
t <sub>v(MO)</sub> <sup>(2)(1)</sup>	Data output valid time	Master mode (after enable edge)		3	
t <sub>h(SO)</sub> <sup>(2)</sup>	Data output hold time	Slave mode (after enable edge)	25		
t <sub>h(MO)</sub> <sup>(2)</sup>	Data output hold time	Master mode (after enable edge)	4		

1. Remapped SPI1 characteristics to be determined.

2. Based on characterization, not tested in production.

3. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

4. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z






Figure 33. Power supply and reference decoupling ( $V_{REF+}$  connected to  $V_{DDA}$ )

1.  $V_{REF+}$  and  $V_{REF-}$  inputs are available only on 100-pin packages.

### 5.3.18 Temperature sensor characteristics

#### Table 49. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature		±1	±2	°C
Avg_Slope <sup>(1)</sup>	Average slope	4.0	4.3	4.6	mV/°C
V <sub>25</sub> <sup>(1)</sup>	Voltage at 25 °C	1.34	1.43	1.52	V
t <sub>START</sub> <sup>(2)</sup>	Startup time	4		10	μs
T <sub>S_temp</sub> <sup>(3)(2)</sup>	ADC sampling time when reading the temperature			17.1	μs


1. Based on characterization, not tested in production.

2. Guaranteed by design, not tested in production.

3. Shortest sampling time can be determined in the application by multiple iterations.









Date	Revision	Changes
22-Nov-2007	4	Document status promoted from preliminary data to datasheet. The STM32F103xx is USB certified. Small text changes. <i>Power supply schemes on page</i> 13 modified. Number of communication peripherals corrected for STM32F103Xx and number of GPIOs corrected for LQFP package in Table 2: STM32F103xx medium density device features and peripheral counts. Main function and default alternate function modified for PC14 and PC15 in, <i>Note 5</i> added and Remap column added in Table 5: Medium- density STM32F103xx pin definitions. VpD-Vss ratings and Note 1 modified in Table 6: Voltage characteristics, <i>Note</i> 1 modified in Table 7: Current characteristics. <i>Note</i> 1 and <i>Note</i> 2 added in Table 11: Embedded reset and power control block characteristics. I <sub>DD</sub> value at 72 MHz with peripherals enabled modified in Table 14: <i>Maximum current consumption in Run mode, code with data</i> processing running from RAM. I <sub>DD</sub> value at 72 MHz with peripherals enabled modified in Table 15: <i>Maximum current consumption in Sleep mode, code running from</i> <i>Flash or RAM on page</i> 41. I <sub>DD</sub> vBAT typical value at 2.4 V modified and I <sub>DD</sub> vBAT maximum values added in Table 16: Typical and maximum current consumptions in <i>Slop</i> and Standby modes. Note added in Table 17 on page 44 and Table 18 on page 45. ADC1 and ADC2 consumption. Table 19: Peripheral current consumption. SU(HSE) and I <sub>SU(LSE)</sub> conditions modified in Table 22 and Table 23, respectively. Maximum values removed from Table 26: Low-power mode wakeup timings. t <sub>RET</sub> conditions modified in Table 22: Flash memory endurance and data retention. Figure 12: Power supply scheme corrected. <i>Figure</i> 17: Typical current consumption in Slop mode with regulator in Low-power mode versus temperature at V <sub>DD</sub> = 3.3 V and 3.6 V added. Note removed below <i>Figure</i> 26: SPI timing diagram - slave mode and <i>CPHA</i> = 0. Note added below Figure 27: SPI timing diagram - slave mode and <i>CPHA</i> = 1 <sup>(1)</sup> . Details on unused pins removed from General input/output characteristics on page 56.

### Table 58. Document revision history (continued)



Date	Revision	Changes
		Figure 2: Clock tree on page 20 added.
14-Mar-2008	5	<ul> <li>Maximum T<sub>J</sub> value given in <i>Table 8: Thermal characteristics on page 35.</i></li> <li>CRC feature added (see <i>CRC (cyclic redundancy check) calculation unit on page 9</i> and <i>Figure 9: Memory map on page 31</i> for address).</li> <li>I<sub>DD</sub> modified in <i>Table 16: Typical and maximum current consumptions in Stop and Standby modes.</i></li> <li>ACC<sub>HSI</sub> modified in <i>Table 24: HSI oscillator characteristics on page 51,</i> note 2 removed.</li> <li>P<sub>D</sub>, T<sub>A</sub> and T<sub>J</sub> added, t<sub>prog</sub> values modified and t<sub>prog</sub> description clarified in <i>Table 29: Flash memory endurance and data retention.</i></li> <li>V<sub>NF(NRST)</sub> unit corrected in <i>Table 37: NRST pin characteristics on page 59.</i></li> <li><i>Table 41: SPI characteristics on page 63</i> modified.</li> <li>I<sub>VREF</sub> added to <i>Table 45: ADC characteristics on page 67.</i></li> <li><i>Table 47: ADC accuracy - limited test conditions</i> added. <i>Table 48: ADC accuracy</i> modified.</li> <li>LQFP100 package specifications updated (see <i>Section 6: Package characteristics on page 72).</i></li> <li>Recommended LQFP100, LQFP 64, LQFP48 and VFQFPN36 footprints added (see <i>Figure 39, Figure 41, Figure 45</i> and <i>Figure 35).</i></li> <li><i>Section 6.2: Thermal characteristics on page 81</i> modified, <i>Section 6.2.1</i> and <i>Section 6.2.2</i> added.</li> <li><i>Appendix A: Important notes on page 81</i> removed.</li> </ul>
21-Mar-2008	6	Small text changes. Figure 9: Memory map clarified.         In Table 29: Flash memory endurance and data retention:         - N <sub>END</sub> tested over the whole temperature range         - cycling conditions specified for t <sub>RET</sub> - t <sub>RET</sub> min modified at T <sub>A</sub> = 55 °C         V <sub>25</sub> , Avg_Slope and T <sub>L</sub> modified in Table 49: TS characteristics.         CRC feature removed.
22-May-2008	7	CRC feature added back. Small text changes. Section 1: Introduction modified. Section 2.2: Full compatibility throughout the family added. $I_{DD}$ at $T_A$ max = 105 °C added to Table 16: Typical and maximum current consumptions in Stop and Standby modes on page 42. $I_{DD_VBAT}$ removed from Table 21: Typical current consumption in Standby mode on page 47. Values added to Table 40: SCL frequency ( $f_{PCLK1}$ = 36 MHz., $V_{DD}$ = 3.3 V) on page 62. Figure 26: SPI timing diagram - slave mode and CPHA = 0 on page 64 modified. Equation 1 corrected. $t_{RET}$ at $T_A$ = 105 °C modified in Table 29: Flash memory endurance and data retention on page 53. V <sub>USB</sub> added to Table 43: USB DC electrical characteristics on page 66. Figure 46: LQFP100 $P_D$ max vs. $T_A$ on page 83 modified. Axx option added to Table 57: Ordering information scheme on page 84.

 Table 58.
 Document revision history (continued)

Doc ID 13587 Rev 10



Date	Revision	Changes
23-Apr-2009	10	I/O information clarified <i>on page 1</i> . <i>Figure 3: STM32F103xx performance line LFBGA100 ballout</i> modified. <i>Figure 9: Memory map</i> modified. <i>Table 4: Timer feature comparison</i> added. PB4, PB13, PB14, PB15, PB3/TRACESWO moved from Default column to Remap column in <i>Table 5: Medium-density STM32F103xx</i> <i>pin definitions</i> .
		P <sub>D</sub> for LFBGA100 corrected in <i>Table 9: General operating conditions</i> . Note modified in <i>Table 13: Maximum current consumption in Run</i> <i>mode, code with data processing running from Flash</i> and <i>Table 15:</i> <i>Maximum current consumption in Sleep mode, code running from</i> <i>Flash or RAM</i> .
		Table 20: High-speed external user clock characteristics and Table 21:Low-speed external user clock characteristics modified.
		<i>Figure 17</i> shows a typical curve (title modified). ACC <sub>HSI</sub> max values modified in <i>Table 24: HSI oscillator characteristics</i> .
		TFBGA64 package added (see <i>Table 54</i> and <i>Table 42</i> ). Small text changes.

### Table 58. Document revision history (continued)

