

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, Motor Control PWM, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	37
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-UFQFN Exposed Pad
Supplier Device Package	48-UFQFPN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f103cbu6tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

5	Electr	ical cha	aracteristics	. 32
	5.1	Parame	ter conditions	. 32
		5.1.1	Minimum and maximum values	32
		5.1.2	Typical values	. 32
		5.1.3	Typical curves	32
		5.1.4	Loading capacitor	. 32
		5.1.5	Pin input voltage	. 32
		5.1.6	Power supply scheme	33
		5.1.7	Current consumption measurement	34
	5.2	Absolute	e maximum ratings	. 34
	5.3	Operatir	ng conditions	. 35
		5.3.1	General operating conditions	35
		5.3.2	Operating conditions at power-up / power-down	. 36
		5.3.3	Embedded reset and power control block characteristics	
		5.3.4	Embedded reference voltage	. 38
		5.3.5	Supply current characteristics	38
		5.3.6	External clock source characteristics	. 47
		5.3.7	Internal clock source characteristics	. 50
		5.3.8	PLL characteristics	52
		5.3.9	Memory characteristics	52
		5.3.10	EMC characteristics	. 53
		5.3.11	Absolute maximum ratings (electrical sensitivity)	. 55
		5.3.12	I/O port characteristics	. 56
		5.3.13	NRST pin characteristics	. 59
		5.3.14	TIM timer characteristics	. 60
		5.3.15	Communications interfaces	61
		5.3.16	CAN (controller area network) interface	. 66
		5.3.17	12-bit ADC characteristics	. 67
		5.3.18	Temperature sensor characteristics	. 71
6	Packa	ige chai	acteristics	. 72
	6.1	Package	e mechanical data	. 72
	6.2	Therma	characteristics	. 81
		6.2.1	Reference document	81
		6.2.2	Selecting the product temperature range	
7	Order	ing info	rmation scheme	. 84
<b>577</b>			Doc ID 13587 Rev 10	3/91

# List of tables

Table 1.	Device summary	. 1
Table 2.	STM32F103xx medium-density device features and peripheral counts	
Table 3.	STM32F103xx family	
Table 4.	Timer feature comparison	
Table 5.	Medium-density STM32F103xx pin definitions	
Table 6.	Voltage characteristics	
Table 7.	Current characteristics	
Table 8.	Thermal characteristics	
Table 9.	General operating conditions	
Table 10.	Operating conditions at power-up / power-down	
Table 11.	Embedded reset and power control block characteristics	
Table 12.	Embedded internal reference voltage	
Table 12.	Maximum current consumption in Run mode, code with data processing	50
Table 15.	running from Flash	39
Table 14.	Maximum current consumption in Run mode, code with data processing	00
145.5	running from RAM	39
Table 15.	Maximum current consumption in Sleep mode, code running from Flash or RAM	
Table 16.	Typical and maximum current consumptions in Stop and Standby modes	
Table 17.	Typical current consumption in Run mode, code with data processing	
	running from Flash	44
Table 18.	Typical current consumption in Sleep mode, code running from Flash or	
	RAM	
Table 19.	Peripheral current consumption	
Table 20.	High-speed external user clock characteristics	
Table 21.	Low-speed external user clock characteristics	
Table 22.	HSE 4-16 MHz oscillator characteristics	
Table 23.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	
Table 24.	HSI oscillator characteristics	
Table 25.	LSI oscillator characteristics	
Table 26.	Low-power mode wakeup timings	
Table 27.	PLL characteristics	
Table 28.	Flash memory characteristics	
Table 29.	Flash memory endurance and data retention	53
Table 30.	EMS characteristics	54
Table 31.	EMI characteristics	54
Table 32.	ESD absolute maximum ratings	55
Table 33.	Electrical sensitivities	
Table 34.	I/O static characteristics	
Table 35.	Output voltage characteristics	57
Table 36.	I/O AC characteristics	58
Table 37.	NRST pin characteristics	59
Table 38.	TIMx characteristics	60
Table 39.	I <sup>2</sup> C characteristics	61
Table 40.	SCL frequency (f <sub>PCLK1</sub> = 36 MHz.,V <sub>DD</sub> = 3.3 V)	
Table 41.	SPI characteristics	
Table 42.	USB startup time	65
Table 43.	USB DC electrical characteristics	66
Table 44.	USB: Full-speed electrical characteristics	66



## STM32F103x8, STM32F103xB

## List of tables

Table 45.	ADC characteristics	. 67
Table 46.	$R_{AIN}$ max for $f_{ADC} = 14$ MHz	. 68
Table 47.	ADC accuracy - limited test conditions	
Table 48.	ADC accuracy	. 69
Table 49.	TS characteristics	. 71
Table 50.	VFQFPN36 6 x 6 mm, 0.5 mm pitch, package mechanical data	. 73
Table 51.	LFBGA100 - low profile fine pitch ball grid array package mechanical data	. 74
Table 52.	LQPF100, 100-pin low-profile quad flat package mechanical data	. 76
Table 53.	LQFP64, 64-pin low-profile quad flat package mechanical data	. 77
Table 54.	TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package mechanical data	. 78
Table 55.	LQFP48, 48-pin low-profile quad flat package mechanical data	. 80
Table 56.	Package thermal characteristics	. 81
Table 57	Ordering information scheme	84



List	of	fiq	ures
------	----	-----	------

## STM32F103x8, STM32F103xB

Figure 44.	LQFP48, 48-pin low-profile quad flat package outline	80
Figure 45.	Recommended footprint <sup>(1)</sup>	80
Figure 46.	LQFP100 P <sub>D</sub> max vs. T <sub>A</sub>	83

577

## 2.3 Overview

## 2.3.1 ARM® Cortex<sup>TM</sup>-M3 core with embedded Flash and SRAM

The ARM Cortex<sup>TM</sup>-M3 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM Cortex<sup>™</sup>-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The STM32F103xx performance line family having an embedded ARM core, is therefore compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the device family.

## 2.3.2 Embedded Flash memory

64 or 128 Kbytes of embedded Flash is available for storing programs and data.

### 2.3.3 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

#### 2.3.4 Embedded SRAM

Twenty Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

### 2.3.5 Nested vectored interrupt controller (NVIC)

The STM32F103xx performance line embeds a nested vectored interrupt controller able to handle up to 43 maskable interrupt channels (not including the 16 interrupt lines of Cortex™-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

#### 2.3.13 DMA

The flexible 7-channel general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I<sup>2</sup>C, USART, general-purpose and advanced-control timers TIMx and ADC.

## 2.3.14 RTC (real-time clock) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either on  $V_{DD}$  supply when present or through the  $V_{BAT}$  pin. The backup registers are ten 16-bit registers used to store 20 bytes of user application data when  $V_{DD}$  power is not present.

The real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power RC oscillator or the high-speed external clock divided by 128. The internal low-power RC has a typical frequency of 40 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural crystal deviation. The RTC features a 32-bit programmable counter for long-term measurement using the Compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

## 2.3.15 Timers and watchdogs

The medium-density STM32F103xx performance line devices include an advanced-control timer, three general-purpose timers, two watchdog timers and a SysTick timer.

*Table 4* compares the features of the advanced-control and general-purpose timers.

Table 4. Timer feature comparison

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM1	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	Yes
TIM2, TIM3, TIM4	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No

### Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable inserted dead-times. It

### SysTick timer

This timer is dedicated for OS, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

### 2.3.16 I2C bus

Up to two I<sup>2</sup>C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes.

They support dual slave addressing (7-bit only) and both 7/10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SM Bus 2.0/PM Bus.

## 2.3.17 Universal synchronous/asynchronous receiver transmitter (USART)

One of the USART interfaces is able to communicate at speeds of up to 4.5 Mbit/s. The other available interfaces communicate at up to 2.25 Mbit/s. They provide hardware management of the CTS and RTS signals, IrDA SIR ENDEC support, are ISO 7816 compliant and have LIN Master/Slave capability.

All USART interfaces can be served by the DMA controller.

### 2.3.18 Serial peripheral interface (SPI)

Up to two SPIs are able to communicate up to 18 Mbits/s in slave and master modes in full-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

Both SPIs can be served by the DMA controller.


## 2.3.19 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

### 2.3.20 Universal serial bus (USB)

The STM32F103xx performance line embeds a USB device peripheral compatible with the USB full-speed 12 Mbs. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and suspend/resume support. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

Figure 2. Clock tree




- 1. When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is 64 MHz
- For the USB function to be available, both HSE and PLL must be enabled, with the CPU running at either 48 MHz or 72 MHz.
- 3. To have an ADC conversion time of 1  $\mu$ s, APB2 must be at 14 MHz, 28 MHz or 56 MHz.

Table 5. Medium-density STM32F103xx pin definitions (continued)

		Pir	ıs					(2)	-	Alternate functions	
LFBGA100	LQFP48	TFBGA64	LQFP64	LQFP100	VFQFPN36	Pin name	Type <sup>(1)</sup>	I / O Level <sup>(2)</sup>	Main function <sup>(3)</sup> (after reset)	Default	Remap
A10	34	A8	46	72	25	PA13	I/O	FT	JTMS/SWDIO		PA13
F8	-	•	-	73	-			Not	connected		
E6	35	D5	47	74	26	$V_{SS\_2}$	S		$V_{SS\_2}$		
F6	36	E5	48	75	27	$V_{DD_2}$	S		$V_{DD_2}$		
A9	37	A7	49	76	28	PA14	I/O	FT	JTCK/SWCLK		PA14
A8	38	A6	50	77	29	PA15	I/O	FT	JTDI		TIM2_CH1_ETR/ PA15 /SPI1_NSS
В9	-	В7	51	78		PC10	I/O	FT	PC10		USART3_TX
В8	-	В6	52	79		PC11	I/O	FT	PC11		USART3_RX
C8	-	C5	53	80		PC12	I/O	FT	PC12		USART3_CK
D8	5	C1	5	81	2	PD0	I/O	FT	OSC_IN <sup>(8)</sup>		CANRX
E8	6	D1	6	82	3	PD1	I/O	FT	OSC_OUT <sup>(8)</sup>		CANTX
В7		B5	54	83	-	PD2	I/O	FT	PD2	TIM3_ETR	
C7	-	-	-	84	-	PD3	I/O	FT	PD3		USART2_CTS
D7	-	-	-	85	-	PD4	I/O	FT	PD4		USART2_RTS
В6	-	-	-	86	-	PD5	I/O	FT	PD5		USART2_TX
C6	-	-	-	87	-	PD6	I/O	FT	PD6		USART2_RX
D6	-	-	-	88	-	PD7	I/O	FT	PD7		USART2_CK
A7	39	A5	55	89	30	PB3	I/O	FT	JTDO		TIM2_CH2 / PB3 TRACESWO SPI1_SCK
A6	40	A4	56	90	31	PB4	I/O	FT	JNTRST		TIM3_CH1/PB4/ SPI1_MISO
C5	41	C4	57	91	32	PB5	I/O		PB5	I2C1_SMBAI	TIM3_CH2 / SPI1_MOSI
B5	42	D3	58	92	33	PB6	I/O	FT	PB6	I2C1_SCL <sup>(7)</sup> / TIM4_CH1 <sup>(7)</sup>	USART1_TX
<b>A</b> 5	43	C3	59	93	34	PB7	I/O	FT	PB7	I2C1_SDA <sup>(7)</sup> / TIM4_CH2 <sup>(7)</sup>	USART1_RX
D5	44	В4	60	94	35	BOOT0	I		воото		
B4	45	В3	61	95	-	PB8	I/O	FT	PB8	TIM4_CH3 <sup>(7)</sup>	I2C1_SCL / CANRX
A4	46	А3	62	96	-	PB9	I/O	FT	PB9	TIM4_CH4 <sup>(7)</sup>	I2C1_SDA/ CANTX

## 5.1.7 Current consumption measurement

Figure 13. Current consumption measurement scheme



## 5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 6: Voltage characteristics*, *Table 7: Current characteristics*, and *Table 8: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 6. Voltage characteristics

Symbol	Ratings	Min	Max	Unit	
V <sub>DD</sub> -V <sub>SS</sub>	External main supply voltage (including $V_{DDA}$ and $V_{DD}$ ) <sup>(1)</sup>	-0.3	4.0		
V	Input voltage on five volt tolerant pin <sup>(2)</sup>	V <sub>SS</sub> - 0.3	+5.5	V	
$V_{IN}$	Input voltage on any other pin <sup>(2)</sup>	V <sub>SS</sub> - 0.3	V <sub>DD</sub> +0.3		
l∆V <sub>DDx</sub> l	Variations between different V <sub>DD</sub> power pins		50	mV	
IV <sub>SSX</sub> - V <sub>SS</sub> I	Variations between all the different ground pins		50	IIIV	
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Section 5.3.11: Absolute maximum ratings (electrical sensitivity)			

All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

34/91 Doc ID 13587 Rev 10

I<sub>INJ(PIN)</sub> must never be exceeded (see *Table 7: Current characteristics*). This is implicitly insured if V<sub>IN</sub> maximum is respected. If V<sub>IN</sub> maximum cannot be respected, the injection current must be limited externally to the I<sub>INJ(PIN)</sub> value. A positive injection is induced by V<sub>IN</sub> > V<sub>IN</sub>max while a negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>.

Table 30. EMS characteristics

Symbol	Parameter	Conditions	Level/ Class
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD}$ = 3.3 V, $T_A$ = +25 °C, $f_{HCLK}$ = 72 MHz conforms to IEC 1000-4-2	2B
V <sub>EFTB</sub>	Fast transient voltage burst limits to be applied through 100 pF on V <sub>DD</sub> and V <sub>SS</sub> pins to induce a functional disturbance	$V_{DD}$ = 3.3 V, $T_A$ = +25 °C, $f_{HCLK}$ = 72 MHz conforms to IEC 1000-4-4	4A

### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with SAE J 1752/3 standard which specifies the test board and the pin loading.

Table 31. EMI characteristics

Symbol	Parameter	Conditions	Monitored	Max vs. [f	Unit	
	raiailletei		frequency band	8/48 MHz	8/72 MHz	Ollic
	Peak level	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = 25 °C, LQFP100 package compliant with SAE J 1752/3	0.1 to 30 MHz	12	12	
			30 to 130 MHz	22	19	dΒμV
S <sub>EMI</sub>			130 MHz to 1GHz	23	29	
			SAE EMI Level	4	4	-

54/91 Doc ID 13587 Rev 10

## 5.3.11 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 32. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C conforming to JESD22-A114	2	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C conforming to JESD22-C101	II	500	V

<sup>1.</sup> Based on characterization results, not tested in production.

### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 33. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T <sub>A</sub> = +105 °C conforming to JESD78A	II level A

## **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm$ 0 mA, and sink  $\pm$ 20 mA (with a relaxed V<sub>OI</sub>).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 5.2*:

- The sum of the currents sourced by all the I/Os on V<sub>DD</sub>, plus the maximum Run consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating I<sub>VDD</sub> (see *Table 7*).
- The sum of the currents sunk by all the I/Os on V<sub>SS</sub> plus the maximum Run consumption of the MCU sunk on V<sub>SS</sub> cannot exceed the absolute maximum rating I<sub>VSS</sub> (see *Table 7*).

## **Output voltage levels**

Unless otherwise specified, the parameters given in *Table 35* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 9*. All I/Os are CMOS and TTL compliant.

Table 35. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin when 8 pins are sunk at same time	TTL port		0.4	V
V <sub>OH</sub> <sup>(2)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V <sub>DD</sub> < 3.6 V	V <sub>DD</sub> -0.4		v
V <sub>OL</sub> (1)	Output low level voltage for an I/O pin when 8 pins are sunk at same time	CMOS port		0.4	V
V <sub>OH</sub> <sup>(2)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V <sub>DD</sub> < 3.6 V	2.4		v
V <sub>OL</sub> <sup>(1)(3)</sup>	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I <sub>IO</sub> = +20 mA		1.3	V
V <sub>OH</sub> <sup>(2)(3)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V <sub>DD</sub> < 3.6 V	V <sub>DD</sub> -1.3	v	
V <sub>OL</sub> <sup>(1)(3)</sup>	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I <sub>IO</sub> = +6 mA		0.4	V
V <sub>OH</sub> <sup>(2)(3)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2 V < V <sub>DD</sub> < 2.7 V	V <sub>DD</sub> -0.4		V

The I<sub>IO</sub> current sunk by the device must always respect the absolute maximum rating specified in *Table 7* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

<sup>2.</sup> The  $I_{\rm IO}$  current sourced by the device must always respect the absolute maximum rating specified in *Table 7* and the sum of  $I_{\rm IO}$  (I/O ports and control pins) must not exceed  $I_{\rm VDD}$ .

<sup>3.</sup> Based on characterization data, not tested in production.

External reset circuit<sup>(1)</sup>
NRST<sup>(2)</sup>
RPU
FILTER
STM32F10xxx
ai14132b

Figure 24. Recommended NRST pin protection

- 2. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in Table 37. Otherwise the reset will not be taken into account by the device.

## 5.3.14 TIM timer characteristics

The parameters given in *Table 38* are guaranteed by design.

Refer to *Section 5.3.12: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 38. TIMx<sup>(1)</sup> characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
† (711.6)	Timer resolution time		1		t <sub>TIMxCLK</sub>
<sup>t</sup> res(TIM)	Timer resolution time	f <sub>TIMxCLK</sub> = 72 MHz	13.9		ns
f <sub>EXT</sub>	Timer external clock frequency on CH1 to CH4		0	f <sub>TIMxCLK</sub> /2	MHz
'EXI		f <sub>TIMxCLK</sub> = 72 MHz	0	36	MHz
Res <sub>TIM</sub>	Timer resolution			16	bit
t	16-bit counter clock period when internal clock is selected		1	65536	t <sub>TIMxCLK</sub>
<sup>t</sup> COUNTER		f <sub>TIMxCLK</sub> = 72 MHz	0.0139	910	μs
taay ooung	Maximum possible count			65536 × 65536	t <sub>TIMxCLK</sub>
t <sub>MAX_COUNT</sub>	iviaximum possible count	f <sub>TIMxCLK</sub> = 72 MHz		59.6	s

<sup>1.</sup> TIMx is used as a general term to refer to the TIM1, TIM2, TIM3 and TIM4 timers.

60/91 Doc ID 13587 Rev 10

# 6 Package characteristics

## 6.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK® is an ST trademark.

## 6.2 Thermal characteristics

The maximum chip junction temperature (T<sub>J</sub>max) must never exceed the values given in *Table 9: General operating conditions on page 35*.

The maximum chip-junction temperature,  $T_J$  max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$$

#### Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- Θ<sub>JA</sub> is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D$  max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max ( $P_D$  max =  $P_{INT}$  max +  $P_{I/O}$ max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

P<sub>I/O</sub> max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

Table 56. Package thermal characteristics

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LFBGA100 - 10 × 10 mm / 0.8 mm pitch	44	
	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm / 0.5 mm pitch	46	
_	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	45	9 <b>0</b> AA
$\Theta_{\sf JA}$	Thermal resistance junction-ambient TFBGA64 - 5 × 5 mm / 0.5 mm pitch	65	°C/W
	Thermal resistance junction-ambient LQFP48 - 7 x 7 mm / 0.5 mm pitch	55	
	Thermal resistance junction-ambient VFQFPN 36 - 6 × 6 mm / 0.5 mm pitch	18	

### 6.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

## 6.2.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Table 57: Ordering information scheme*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F103xx at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

### **Example 1: High-performance application**

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax} = 82$  °C (measured according to JESD51-2),  $I_{DDmax} = 50$  mA,  $V_{DD} = 3.5$  V, maximum 20 I/Os used at the same time in output at low level with  $I_{OL} = 8$  mA,  $V_{OL} = 0.4$  V and maximum 8 I/Os used at the same time in output at low level with  $I_{OL} = 20$  mA,  $V_{OL} = 1.3$  V

 $P_{INTmax} = 50 \text{ mA} \times 3.5 \text{ V} = 175 \text{ mW}$ 

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$ 

This gives: P<sub>INTmax</sub> = 175 mW and P<sub>IOmax</sub> = 272 mW:

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$ 

Thus: P<sub>Dmax</sub> = 447 mW

Using the values obtained in *Table 56* T<sub>Jmax</sub> is calculated as follows:

For LQFP100, 46 °C/W

 $T_{Jmax} = 82 \, ^{\circ}C + (46 \, ^{\circ}C/W \times 447 \, mW) = 82 \, ^{\circ}C + 20.6 \, ^{\circ}C = 102.6 \, ^{\circ}C$ 

This is within the range of the suffix 6 version parts ( $-40 < T_J < 105$  °C).

In this case, parts must be ordered at least with the temperature range suffix 6 (see *Table 57: Ordering information scheme*).

### **Example 2: High-temperature application**

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature  $T_J$  remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature T<sub>Amax</sub> = 115 °C (measured according to JESD51-2),

 $I_{DDmax}$  = 20 mA,  $V_{DD}$  = 3.5 V, maximum 20 I/Os used at the same time in output at low level with  $I_{OI}$  = 8 mA,  $V_{OI}$  = 0.4 V

 $P_{INTmax} = 20 \text{ mA} \times 3.5 \text{ V} = 70 \text{ mW}$ 

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$ 

This gives: P<sub>INTmax</sub> = 70 mW and P<sub>IOmax</sub> = 64 mW:

 $P_{Dmax} = 70 + 64 = 134 \text{ mW}$ 

Thus: P<sub>Dmax</sub> = 134 mW

Using the values obtained in  $Table 56 T_{Jmax}$  is calculated as follows:

For LQFP100, 46 °C/W

$$T_{Jmax} = 115 \, ^{\circ}C + (46 \, ^{\circ}C/W \times 134 \, mW) = 115 \, ^{\circ}C + 6.2 \, ^{\circ}C = 121.2 \, ^{\circ}C$$

This is within the range of the suffix 7 version parts ( $-40 < T_J < 125$  °C).

In this case, parts must be ordered at least with the temperature range suffix 7 (see *Table 57: Ordering information scheme*).






Table 58. Document revision history (continued)

Date	Revision	Changes
18-Oct-2007	3	STM32F103CBT6, STM32F103T6 and STM32F103T8 root part numbers added (see <i>Table 2: STM32F103xx medium-density device features and peripheral counts</i> )  VFQFPN36 package added (see <i>Section 6: Package characteristics</i> ). All packages are ECOPACK® compliant. Package mechanical data inch values are calculated from mm and rounded to 4 decimal digits (see <i>Section 6: Package characteristics</i> ). <i>Table 5: Medium-density STM32F103xx pin definitions</i> updated and clarified. <i>Table 26: Low-power mode wakeup timings</i> updated. <i>T<sub>A</sub></i> min corrected in <i>Table 12: Embedded internal reference voltage</i> . <i>Note 2</i> added below <i>Table 22: HSE 4-16 MHz oscillator characteristics</i> .  VESD(CDM) value added to <i>Table 32: ESD absolute maximum ratings</i> . <i>Note 3</i> added and V <sub>OH</sub> parameter description modified in <i>Table 35: Output voltage characteristics</i> . <i>Note 1</i> modified under <i>Table 36: I/O AC characteristics</i> . <i>Equation 1</i> and <i>Table 46: R<sub>AIN</sub> max for f<sub>ADC</sub> = 14 MHz</i> added to <i>Section 5.3.17: 12-bit ADC characteristics</i> .  V <sub>AIN</sub> , t <sub>S</sub> max, t <sub>CONV</sub> , V <sub>REF+</sub> min and t <sub>lat</sub> max modified, notes modified and t <sub>lat</sub> added in <i>Table 45: ADC characteristics</i> .  V <sub>II</sub> , smax, t <sub>CONV</sub> , V <sub>REF+</sub> min and t <sub>lat</sub> max modified, notes modified below Figure 31: Typical connection diagram using the ADC. <i>Electrostatic discharge (ESD) on page 55</i> modified.  Number of TIM4 channels modified in <i>Figure 1: STM32F103xx performance line block diagram</i> .  Maximum current consumption <i>Table 13, Table 14</i> and <i>Table 15</i> updated. V <sub>IVS</sub> modified in <i>Table 34: I/O static characteristics</i> .  2 hale <i>48: ADC accuracy</i> updated. t <sub>VDD</sub> modified in <i>Table 10: Operating conditions at power-up / power-down</i> . V <sub>FESD</sub> value added in <i>Table 26: Low-power mode wakeup timings</i> .  2 hale <i>16: Typical and maximum current consumptions in Stop and Standby modes</i> : Typical values added for V <sub>DD</sub> N <sub>BAT</sub> = 2.4 V, Note 2 modified, Note 2 added.  3 hale <i>29: Flash memory endurance and data retention</i> .  T <sub>S. trefinit</sub> added to <i>Table 28: Flash memory characteristics</i> .  V <sub>prog</sub> added to <i>Ta</i>



Table 58. Document revision history (continued)

Date	Revision	Changes
22-Nov-2007	4	Document status promoted from preliminary data to datasheet. The STM32F103xx is USB certified. Small text changes.  Power supply schemes on page 13 modified. Number of communication peripherals corrected for STM32F103xx and number of GPIOs corrected for LQFP package in Table 2: STM32F103xx medium-density device features and peripheral counts.  Main function and default alternate function modified for PC14 and PC15 in, Note 5 added and Remap column added in Table 5: Medium-density STM32F103xx pin definitions.  VDD-VSS ratings and Note 1 modified in Table 6: Voltage characteristics, Note 1 modified in Table 7: Current characteristics. Note 1 and Note 2 added in Table 11: Embedded reset and power control block characteristics.  Note 1 and Note 2 added in Table 11: Embedded reset and power control block characteristics.  Note 1 and Note 2 added in Table 11: Embedded reset and power control block characteristics.  Note 1 and Note 2 added in Table 11: Embedded reset and power control block characteristics.  Note 1 and Note 2 added in Table 11: Embedded reset and power control block characteristics.  Note 1 and Note 2 added in Table 11: Embedded reset and power control block characteristics.  Note 1 and Note 2 added in Table 11: Embedded reset and power control block characteristics.  Note 1 and Note 2 added in Table 11: Embedded reset and power control block characteristics.  Note 1 and Note 2 added in Table 11: Embedded reset and power control block characteristics in Stop and Standby modes. Note added in Table mode, code running from Flash or RAM on page 41.  Note 1 peripheral current consumption and notes modified in Table 18 on page 45. ADC1 and ADC2 consumption and notes modified in Table 19: Peripheral current consumption.  tyu(HSE) and tyu(LSE) conditions modified in Table 22 and Table 23, respectively.  Maximum values removed from Table 26: Low-power mode wakeup timings. t <sub>RET</sub> conditions modified in Table 29: Flash memory endurance and data retention. Figure 12: Power supply scheme corrected. Figure 17: Typi